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Abstract
CMOS transistors’ scaling beyond 32 nm technology generations faces
immense challenges in achieving device performance enhancement.  Due to the rapid
shrinkage of gate pitch and wide-spread implementation of strain engineering in
CMOS devices, external series resistance REXT has become a larger component as
compared to channel resistance RChannel in the total device resistance RTotal.  In general,
the REXT of a nanoscale MOSFET is dominated by silicide contact resistance RCSD.
Hence, innovative RCSD reduction approaches with the ease of CMOS integration have
to be actively pursued to continue improving the device performance.  Numerous
silicide contact technologies had been experimentally demonstrated and show great
promises in reducing the RCSD and REXT.
 Dopant segregation contact technology had been a promising solution to
reduce the REXT of nanoscale CMOS devices.  It involved the dopants pile-up process
during silicidation to reduce the Schottky barrier height ФB.  In this work, novel
method to introduce solid antimony (Sb) dopant and nickel for forming low RCSD
silicide contact was explored. During silicidation, solid Sb was segregated at the
NiSi/n-Si interface, reducing electron ФB from 0.67 eV to 0.074 eV.  The integration
of Sb segregation contact technology with bulk n-MOSFET led to a significant REXT
reduction and drive current enhancement.
Alternative silicide contact technology using Se implant and segregation was
explored to reduce the ФB of NiSi formed on n-type Si and n-type silicon-carbon
(Si:C) layer.  Low electron ФB of ~0.1 eV was achieved without degrading the silicide
material qualities.  A proposed hypothesis suggested that the segregated Se at the
silicide interface help to pin the metal Fermi level close to the conduction band of Si
vii
which contributes to low electron ФB formation.  This work also demonstrated the
integration of Se segregation contact technology with strained silicon-on-insular
(SOI) n-MOSFET with Si:C stressors and ultra-thin body n-MOSFET.  Significant
drive current enhancement was achieved as compared to the control devices without
Se segregation.  This was attributed to RCSD reduction, elucidating the effectiveness of
Se segregation contact technology for extending device performance.
In this work, n- and p- channel quantum wire field-effect transistor (QWFET)
with dopant-segregated metallic source and drain (S/D) regions was experimentally
demonstrated.  Significant REXT reduction was observed, leading to pronounced device
performance enhancement.  Further characterization indicates injection velocity
increment for QWFET with dopant-segregated metallic S/D, possibly contributing to
performance improvement.  Comparable short channel characteristics were also
observed for QWFET with and without dopant-segregated metallic S/D. This work
also investigates the impact of strain engineering on p-channel QWFET.  Higher
device performance enhancement was clearly shown for p-channel QWFET with
reduced REXT. These results indicate that silicide contact technology holds great
promises for further CMOS performance enhancement.
viii
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1Chapter 1
Introduction
1.1 Overview of CMOS Technology
            In 1965, Gordon Moore predicted that the number of transistors on a
microprocessor would double approximately every 24 months [1.1].  This empirical
observation is famously known as Moore’s law.  Through the past 45 years, the
Moore’s law has become the fundamental guiding principle for complementary metal-
oxide-semiconductor (CMOS) device development.  The minimum feature size of a
transistor has been scaled by a factor of ~0.7 times in each successive technology
generations, from several microns in the 1970’s to sub-30 nm at the present 32 nm
CMOS technology nodes.  Future sub-32 nm nodes CMOS devices are likely to
extend the Moore’s law prediction.  CMOS technology scaling is critical in improving
the packing density per unit chip area, leading to better performance in term of speed
and functionality.  Aggressive device geometrical scaling, however, faces immense
technological challenges which have to be overcome in order to harness the full
potential of CMOS technology.  Recently, International Technology Roadmap for
Semiconductor (ITRS) [1.2] emphasized that the future development of CMOS
technology will be greatly influenced by the advancement of basic materials,
2processes, and device structures.  Hence, it is imperative for scientists and engineers
to find the innovative solutions to address the challenges of future CMOS device
development.
             Continuous downscaling of conventional planar bulk MOSFETs leads to
rapid degradation of short channel effects (SCE).  Channel dopant engineering is
required to suppress SCE, but it is likely to lead to increased stochastic doping
variation and performance variation among die-to-die.  Alternative approach of
reducing SiO2 gate dielectric thickness to maintain good control of short-channel
effects could be considered. However, present SiO2 gate dielectric thickness
employed in the state-of-the-art CMOS device is so thin, resulting in an exponentially
increasing gate leakage current and power consumption.  Therefore, high- gate
dielectric is being implemented in advanced CMOS devices for significant gate
leakage suppression and power management [1.3].  On the other hand, metal gate
electrode is also employed in advanced CMOS technology nodes [1.4] to overcome
the poly gate depletion effect which increases the total effective gate dielectric
thickness, leading to a lower inversion capacitance that compromises the current drive.
At present, there is still no standard implementation scheme for high-k dielectric and
metal gate electrode in CMOS technology.  Further research activities are still
underway to identify the most CMOS-compatible combination of high-k dielectric
and metal gate electrode materials.
            To further extend transistor performance, the carrier mobility in the transistor
channel region needs to be enhanced.  Mobility enhancement techniques using lattice-
mismatched heterostructures in a conventional transistor structure has been an
effective way of inducing strain in the nano-scale Si channel for enhanced carrier
transport [1.5].  Various strain engineering options have been proposed and
3demonstrated to introduce beneficial strain components in the channel region [1.6]-
[1.8].  In addition, aggressive CMOS device scaling also leads to increased external
series (REXT) resistance-to-channel resistance (RChannel) ratio, suggesting that the
performance of nanoscale MOSFET is being limited by REXT [1.10], [1.11].  In order
to sustain the ultra-scaling in CMOS technology, multiple-gates or quantum wire
transistor are likely to be employed.  Such device architectures show even higher
REXT/RChannel ratio as compared to conventional bulk MOSFET.  It suggests that REXT
will be one of the performance-stoppers in future CMOS technology nodes.  In nano-
scale MOSFET, it had been identified that REXT is mainly dominated by silicide
contact resistance RCSD [1.11].  Recently, numerous silicide contact technology
options have been experimental demonstrated [1.12]-[1.16] and some of the options
are very promising for advanced CMOS integration.  In spite of many technological
barriers in future CMOS development, serious research on new fundamental
knowledge of materials, process and device technologies will eventually overcome
the barriers and realize the full potential of CMOS transistors.
1.2 Silicide Contact Technology: Concepts and Techniques
Total series resistance RTotal of a transistor consists of channel resistance
RChannel and external series resistance REXT.
             RTotal = RChannel + REXT                              (1)
With wide-spread implementation of strain engineering in CMOS device beyond 90-
nm technology nodes, RChannel is significantly decreased but REXT is rapidly increased
as shown in Fig 1.1 (a).   It is clearly indicated that REXT will overtake RChannel
4component beyond 32-nm nodes [1.10].  In sub-100 nm MOSFET, RCSD contributes
~40% to the total REXT.  It is significantly higher than source drain extension
resistance RSDE and heavy source drain regions resistance RSD components [Fig.
1.1(b)].  This is due to the rapid shrinking of silicided contact length of transistor
[1.17].
                           (a)                                                 (b)
Fig.1.1 (a) RChannel and REXT components are shown as a function of CMOS technology nodes.
Beyond 32 nm technology node, the REXT is greater than RChannel, implying the significance of REXT
component in CMOS device.  (b)  Relative contribution of major components in REXT at different
gate length. RCSD is the largest component in the REXT.
RCSD is mainly determined by Schottky barrier height ФB for silicide/Si
interface and active interfacial dopant concentration NInf at the silicide/Si interface as
given below [1.18],
                   RCSD α ФB / (NInf)0.5                               (2)












































5Hence, RCSD could be reduced by reducing the ФB and increasing the NInf.  However,
Fermi level pinning at the silicide/n-Si (100) interface sets the work function of most
silicide to a mid-gap value of ~4.7 eV.    Moreover, there is solid solubility limit for
active dopants concentration in Si, which implies that RCSD might not be reduced
further after NInf had reached certain concentration level.
Several silicide contact reduction technologies have been demonstrated, and can
be generally classified into three major categories, i.e. silicide material, dopant
segregation and silicide interface engineering.  In this section, a more detailed
description of the design and concepts of each technology will be illustrated.
1.2.1     Silicide Material Engineering
Novel silicide materials have been actively researched to form low ФB
silicide material to replace current NiSi and achieve low contact resistance silicide
interface in CMOS devices.   In general, materials with work function ψwf close to Si
band-edge value (Si conduction band EC or valence band EV) would be a good choice.
For example, rare earth materials such as erbium, and Ytterbium with ψwf close to EC
would be a good choice for forming low electron Schottky barrier height ФBn,Eff
silicide in n-MOSFET [1.12].  The material with ψwf closed to EV such as platinum
(Pt) is ideal for forming low hole Schottky barrier height ФBp silicide in p-MOSFET
[1.16].  For an ideal metal/semiconductor interface, the ФBn would be given as
followed,
      ФBn = ψwf – χ                                             (3)
6where ψwf is the work function and χ is the electron affinity of Si.  However, the
strong metal Fermi-level EFM pinning around the middle of Si bandgap always
prevents the achievement of low ФBn or ФBp.  Moreover, the novel silicide materials
have higher sheet resistance value as compared to NiSi with similar thickness.  From
the CMOS integration perspective, the novel silicide material such as rare earth
silicide and Pt silicide are relatively not so CMOS process-friendly due to the delicate
deposition and material removal processes such as formation of conductive rare-earth
oxide and low etching selectivity between rare-earth silicide and rare-earth metal.
Recently, Ni-alloy silicide had shown promising results in tuning the ФBn [1.19].  This
can be achieved through the co-deposition of Ni and alloy element using sputtering
prior to silicidation.  As compared to rare earth silicide, the Ni-alloy silicide is a more
attractive option in term of process integration for future CMOS device.
1.2.2     Dopant Segregation Engineering
 Dopant-segregated silicide interface recently gained significant research
attention in reducing the RCSD of CMOS devices [1.13], [1.20].  High dose of dopant
was introduced at the surface of Si S/D regions surface prior to dopant activation.
During silicidation, silicide will encroach into Si and the dopant will start to pile up at
the silicide/Si interface [Fig. 1.2 (b)].  Due to the dopant pile-up process, the dopant
concentration at the silicide interface is likely to exceed 1021 cm-3, leading to ФB
reduction.  Alternative approach is to introduce solid dopant as an interlayer at the
metal and Si interface prior to silicidation [1.21].  Subsequently, the solid dopant will
be segregated at silicide/Si interface during the silicidation as shown in Fig 1.2 (b).
The dopant segregated at the silicide/Si interface reduces the Schottky barrier width,
7allowing the carriers to tunnel through it easily.  This leads to the small effective
Schottky barrier height at the silicide/Si interface. However dopant segregation
approach requires ultra low energy implant and high dose dopant implant to give a
high dopant concentration profile near the Si source and drain surface. This will
potentially affect the throughput of wafer processing.  Furthermore, the implant
damage might not be fully recovered, leading to degradation of junction quality.  This
is due to the avoidance of high thermal budget anneal process after the dopant
segregation implant to maintain the dopant profile near the Si surface.
Fig. 1.2  Energy band diagram of the silicide/n-Si interface (a) without dopant segregation.  (b)
with dopant segregation.  The dopant segregated at the interface will reduce the Schottky barrier
width and the electron can easily tunnel through the barrier, leading to lowering of effective
Schottky barrier height.
1.2.3     Silicide Interface Engineering
      Very recently, new approaches to modulate the ФB of silicide/Si interface
were discovered.  It involves the segregation of impurity element at the silicide/Si














8[1.14], [1.15].  Aluminium (Al) is used to tune the ФBp [1.22].  The results are very
promising, achieving sub-0.1 eV ФBn and ФBp respectively.  The new approaches also
show minimum negative impact on the silicide material qualities.  In order to
modulate the ФB, Se, S or Al is implanted into silicon prior to silicidation.  The
required implant dose to achieve low ФB is ~1014 cm-2.  During silicidation, those
elements will be segregated at the silicide interface and tune the ФB.  It is suggested
that the modulation is likely due to the existence of dipoles and traps which pin the
metal Fermi level close to EC or EV.  Fig. 1.3 shows the suggested ФBn modulation
mechanism using Se segregation at the silicide/n-Si interface.
Fig. 1.3 Energy band diagram of the silicide/n-Si interface (a) without Se segregation.  (b)  with
Se segregation.  The Se segregated at the interface help to pin the metal Fermi-level EFM close to
the EC, contributing to low ФBn.
1.3      Objective of Research
            The objective of this thesis work is to explore new silicide contact technology












Without Se: Large ΦBn
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9technology generations.  Novel dopant segregation and silicide interface techniques
for reduction of silicide contact resistance RCSD will be investigated and discussed.
Experimental study of carrier transport, device physics, and short channel effects on
ultra-thin body and strained Si transistors integrated with the novel silicide contact
technologies will be conducted and the data will be analysized.  A comprehensive
analysis on advanced CMOS transistor architecture such as quantum wire transistor
integrated with silicide contact reduction technique will form the final chapter of this
thesis.  The obtained results in this thesis are likely to be useful for future CMOS
device development.
1.4      Thesis Organization
The key results and discussion in this research work are presented in the
following chapters.
Chapter 2 explores a new silicide contact reduction technique involving solid
antimony (Sb) segregation at the NiSi/n-Si interface.  Low temperature activation-
energy measurement is performed to characterize the effective Schottky barrier height
ФB,Eff obtained in NiSi/n-Si with Sb segregation.  Silicide material analysis is also
conducted to study the impacts of Sb segregation on silicide quality.  Integration of Sb
segregation technique on bulk n-MOSFET is experimentally demonstrated.  The
device performance is characterized and discussed.
Chapter 3 introduces novel selenium (Se) and sulfur (S) segregation contact
technology for electron ФB reduction.  Electrical and material studies are conducted to
prove the beneficial effects of Se segregation as compared to S segregation approach
10
in reducing RCSD.  A hypothesis is also suggested to explain the observed electron ФB.
Next, the Se segregation contact technology is integrated with lattice-mismatched
heterostructures such as silicon-carbon (Si:C).  It is found that similar low electron
ФB,Eff is achieved for the Ni silicided Si:C with Se segregation at the interface.
Extensive electrical and material characterizations are conducted to confirm the
feasibility of this technology.
Chapter 4 investigates the device integration of Se segregation contact
technology in advanced n-MOSFET device structure.  The Se segregation is
integrated with sub-100 nm silicon-on-insulator (SOI) n-MOSFET with Si:C stressors
in the source and drain regions.  The device performance has been extensively studied
and ascertained the effectiveness of this contact technology in enhancing the drive
current of fabricated strained n-MOSFET.  The impact of Se segregation on the
external series resistance REXT and channel mobility studies are investigated.  In the
second part, process integration of this contact technology with ultra-thin body (UTB)
SOI n-MOSFET is demonstrated and the device performance is evaluated.
Chapter 5 demonstrates dopant-segregated metallic source and drain quantum
wire transistors.  The device design and concepts to achieve low REXT in this novel
device structure are explained.  Electrical characterization results are discussed in
detail.  For the p-channel quantum wire transistor with dopant-segregated metallic
source and drain, further drive current enhancement technique using large
compressive stress liner is studied.  The effects of strain engineering in the novel
device with two different REXT is characterized and explained.
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Novel Solid Dopant Segregation for Electron
Schottky Barrier Height Modulation
2.1      Introduction
Parasitic external series resistance REXT has become an important performance-
limiting factor in CMOS devices with sub-30 nm gate lengths.  Continuous
downscaling of the physical gate length and the incorporation of strain in the
transistor channel has progressively reduced the channel resistance RChannel such that
REXT is now a significant fraction of the total resistance between the source and drain
[2.1], [2.2].  The REXT/RChannel ratio of the state-of-the-art strained CMOS devices with
gate length LG of 45 nm reached 1 and continued to increase as the LG is reduced [2.3].
High REXT value compromises the performance gain achievable with mobility
enhancement techniques or strain engineering [2.4], [1.20].  For 45-nm-node bulk
strained n-MOSFET, a major component of REXT is the silicide contact resistance RCSD
[2.2].  Therefore, higher device performance enhancement can be attained by reducing
RCSD [2.6], which is determined by Schottky barrier height B in heavily doped S/D
region [2.7].  Numerous efforts have been focused on the reduction of RCSD of silicide
on Si [2.8]-[2.11].  An ideal silicidation process should provide a minimum effective
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B and therefore a low REXT to maximize the drive current [2.12].  Recently, Schottky
barrier height lowering methods based on dopant segregation obtained a Bn of
around 0.18 eV for CoSi2 on n-Si and it is reported that the same process could
applied to NiSi on n-Si (100) process [2.13].  However, in order for the dopants to be
segregated during the formation of a thin silicide film, this approach requires the
introduction of a high concentration of dopants near the surface in the Si source and
drain region, e.g. using ultra-low energy ion implantation.  Furthermore, to meet the
REXT requirements beyond the 32 nm technology, even lower Bn would be desired.
We have explored an alternative method of introducing antimony (Sb) dopant
and Ni for the formation of NiSi on n-Si (100) with Sb dopant segregation is explored
to modulate the Bn of NiSi/n-Si interface [2.14]-[2.17].  The major advantages of this
method are that it introduces dopants using a solid-source which avoids the need for
low-energy ion-implantation and the dopant achieved high activation after segregated
at the silicide/Si interface.  The solid antimony source can be introduced using the
conventional deposition process.  This novel approach can be easily integrated in a
conventional CMOS process flow for source/drain engineering.
In this chapter, the concept of novel solid Sb segregation at the NiSi/n-Si
interface for Bn reduction is studied.  An evaluation on the impacts of Sb segregation
on the Bn tunability and silicide quality is conducted.  Next, the demonstration of
bulk n-MOSFET with Sb segregation at the Ni-silicided source/drain region for
reducing the REXT and enhancing the drive current of the devices is investigated.  The
device electrical characteristics are shown and discussed.  Finally, the key
achievements in this work are summarized.
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2.2     Device Fabrication
Fig. 2.1 shows the process flow of fabricating low Bn devices using solid Sb
segregation.  N-type bulk Si (100) wafers with a resistivity of 4-8 .cm were used for
the fabrication.  After standard wafer cleaning steps, 400 nm thick SiO2 layer was
grown using thermal oxidation.  A reverse-isolation mask was used for active
definition, and the SiO2 was etched to form device active regions.   Solid Sb with a
thickness tSb ranging from 5 to 15 nm was deposited, followed by a Ni layer of
thickness tNi 10 nm, 20 nm, 30 nm in an e-beam evaporation system.  Prior to
silicidation, the solid Sb appears as an interlayer sandwiched between Ni and n-Si as
shown in Fig. 2.1.  A one-step rapid thermal annealing (RTA) in a nitrogen ambient
was used for the Ni silicidation process.  Various RTA temperatures with 30 seconds
anneal were used.  The unreacted Ni and Sb were removed by using a wet etchant
comprising H2SO4 and H2O2 with a volume ratio of 4:1 for 30 to 60 seconds.  A layer
of Al (200 nm) was deposited on backside of the wafers for ohmic contact. The
structural properties of NiSi formed on n-Si (100) with Sb segregation were studied
by Secondary Ion Mass Spectrometry (SIMS) and X-Ray Diffraction (XRD).
2.3     Electrical and Material Characterization
Fig. 2.2 (a) shows the current–voltage characteristics of NiSi on n-Si (100)
Schottky diodes formed with and without the Sb interlayer.  The tNi is 30 nm.  The
silicidation temperature was 500oC for 30 seconds.  All the measured devices have an
active area of 4 x 10-4 cm2.  In the absence of the Sb interlayer, typical diode
characteristics were observed for the Schottky junction formed.  With increasing Sb
interlayer thickness tSb, the Bn is reduced.  This reduction is very significant for tSb of
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15 nm.  Fig. 2.2 (b) shows forward and reverse biased current characteristics of
contact devices with tSb of 15 nm at 500oC, 600oC and 700oC.  Silicidation
temperatures were kept below 750oC in order to prevent formation of high resistivity
NiSi2 phase.  The forward current If stays constant for samples silicided at different
temperatures.  The reverse current of the devices increases as the silicidation
temperature is increased from 500oC to 700oC, indicating further reduction of Bn
which is mainly due to the increased dopant activation of antimony at the silicide/Si
interface.  The lowest Bn is achieved at a silicidation temperature of 700oC.
Fig. 2.1 Process flow for fabricating low Schottky barrier height devices using solid Sb




















Fig. 2.2   (a) Room temperature current-voltage measurements show enhancement in the reverse
current Ir when tSb is increased and annealed at 500oC for 30 seconds.  (b) Room temperature
current-voltage characteristics for devices with an initial Sb thickness tSb of 15 nm and silicidation
temperatures ranging from 500oC to 700oC.  Devices silicided at 700oC show significant Ir
enhancement compared to those annealed at 500oC. The VA is applied on top surface of NiSi as
shown in Fig. 2.1
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      In order to accurately measured Bn, the activation–energy measurement is used
to characterize the Bn of the fabricated devices.  Fig. 2.3 is a plot of If/T2 versus 1/T
at forward bias Vf of 0.02V, 0.04V, 0,08V and 0.10V for device with a tSb of 15 nm
and silicided at 700oC. As Vf >> kT/q, the slope of the each curve indicates the Bn,
(1)
where q is electron charge and k is Boltzmann constant.  In Fig. 2.3, the slope of the
curves change from negative value to positive value at certain temperature as the
measured temperature is increased.  This indicates that electron receives enough
thermal energy (kT) to overcome the Schottky barrier height, suggesting zero or
negative effective Schottky barrier height for the electron at the silicide-Si interface.
Therefore, the Bn values are extracted from the slopes of the curves at the low
temperature portion (163K-203K) which ensures accurate measurements [2.18].  The
average extracted Bn value is 0.074 eV.   This value is significantly lower than the
measured Bn of 0.67 eV obtained in this experiment for NiSi on n-Si (100) without
Sb interlayer.
The rectification ratio RC, is defined as the ratio of the forward current If taken
at a forward voltage Vf of 0.5 V to the reverse current Ir taken at a reverse voltage Vr
of -0.5V, and is used to evaluate the device rectification characteristics.  Higher Bn
leads to higher RC value and RC should be 1 for an ideal ohmic contact. Fig. 2.4
shows that the RC values drop as tSb increases from 0 to 15 nm. RC modulation over a
wide-range could be controlled by varying tSb. The forward current If for devices with
or without Sb show no significant difference but the reverse current Ir increases
significantly with increasing tSb.  With increasing tSb, the RC reduction is due to an
increase in Ir, suggesting a corresponding reduction in the Bn.  The RC value almost
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reaches the ideal value of unity for device with tSb of 15 nm.  Therefore, further
increase in the tsb ( > 15 nm) is unlikely to significant reduce the RC value, indicating
tSb of 15 nm is an optimized thickness for achieving low Bn for Ni silicidation with
tNi of 30 nm.
Fig. 2.3   Activation-energy measurement is used to determine the effective Schottky barrier
height for devices with Sb segregation.  An effective Schottky barrier height of 0.074 eV is
extracted using data points in the low temperature portion (163 K to 203 K).
Fig. 2.4 The rectification ratio RC (If /Ir) improves with the use of a thicker antimony layer, and a
close-to-unity RC was achieved for tSb = 15 nm.
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Fig. 2.5 shows the secondary-ion mass spectrometry (SIMS) depth profile of
device that was silicided at 500oC with a Sb interlayer.  It is clearly shown that the
peak of Sb was found at the NiSi/Si interface, indicating Sb segregation at the NiSi/Si
interface.  Sb dopant could achieve significantly higher electrically active
concentration at the metastable state than at equilibrium state as previously reported
[2.19], [2.20].  By using a solid Sb source, the amount of Sb segregated at the NiSi/Si
is much higher than that introduced by ion implant, and there is also minimum
damage to the Si lattice.  It is likely the active Sb concentration at the NiSi/Si
interface could be in the order of 1021 cm-3.  A high active Sb concentration at the
NiSi/Si interface would lead to enhanced electron tunneling across the SB between
metal silicide and n-Si (100), and therefore significant reduction of Bn.  The SIMS
data is also consistent with X-Ray Diffraction results (Fig. 2.6).  The XRD results
confirm the formation of Nickel monosilicide on n-Si (100) for the samples with Sb
segregation at silicidation temperature of 500oC, 600oC and 700oC, suggesting that the
presence of Sb interlayer does not suppress formation of NiSi.  Fig. 2.6 also indicates
minimum degradation of NiSi structural properties when the anneal temperature
increased from 500oC to 700oC.
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Fig. 2.5 SIMS depth profiles of silicon, nickel, and antimony for a device with tSb of 15 nm and
tNi of 30 nm. The device was annealed at 500oC.  Sb is segregated at the NiSi/Si interface region.
Fig. 2.6 XRD profiles of Ni/Sb/n-Si (100) after RTA at (a) 700oC, (b) 600oC, and (c) 500oC.  No
degradation of NiSi structural properties are observed when the anneal temperature increased from
500oC to 700oC.




























30 35 40 45 50 55 60























           As CMOS technology is scaled downward, the silicide thickness requirement
on source and drain regions is also reduced.  In Fig. 2.7 (a), the RC as a function of
different combination of tNi and tSb is investigated.  By maintaining the tNi/tSb ratio of 2
prior to silicidation process, we found that the thin NiSi (tNi of 10 nm with tSb of 5 nm)
still shows near ideal unity RC values. With tSb of 5nm, it is estimated that the Sb diffused
~ 10nm into Si which have minimum negative effects on the electrical behavior of devices.
Fig. 2.7 (b) shows the current-voltage characteristics for the thin NiSi.  The measured
Ir is almost equals to the If, indicating very low Bn. Low temperature activation-
energy measurement describe previously in this section is employed to confirm the
achievement of low Bn.  Fig. 2.7 (c) illustrates the If/T2 versus 1/T plot for the thin
NiSi with Sb segregation.   The extracted Bn,eff is 92 meV.  The achievement of sub-
0.1 eV Bn,eff for thin NiSi formed on n-Si (100) with Sb segregation shows the
viability of Sb segregation technique for source/drain engineering and integration in
sub-32 nm CMOS technology.
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Fig. 2.7 (a) Rectification Ratio RC dependence on tSb/tNi ratio.  Near unity RC value can be
achieved for thin NiSi by maintaining tNi/tSb ratio at 2.  (b) Room temperature current-voltage
measurements show significantly higher reverse current Ir for thin NiSi devices (tNi of 10 nm and
tSb of 5 nm) with Sb segregation than those without Sb, indicating ohmic contact characteristics.
(c) Effective Sb height Bn thin NiSi devices (tNi of 10 nm and tSb of 5 nm) is extracted from
activation-energy measurement with low forward voltage bias at temperature ranging from 173 K
to 293 K.  The extracted Bn for NiSi formed on n-Si with Sb segregation is 92 meV.






























Vf = 0.12 V
Vf = 0.10 V
Vf = 0.08 V
 Vf = 0.06 V
Vf = 0.04 V
Vf = 0.02 V
Extracted Bn = 92 meV
Temperature range for Bn  extraction
25
2.4  Bulk n-MOSFET integrated with Sb Segregation
2.4.1   Transistor Fabrication
Bulk n-MOSFETs were fabricated using the process flow in Fig. 2.8 (a) on an
eight-inch bulk Si (001) wafer.  Following threshold voltage VTh adjust and
punchthrough implants, gate stack, source and drain extension (SDE), and spacers
were formed.  Subsequently, heavy source and drain (S/D) implantation and
activation were done.  Process steps for all devices studied are exactly the same
except for the silicide contact formation step.  For n-MOSFETs with solid Sb
segregation, solid Sb of a thickness of 5 nm was deposited and followed by 10 nm Ni
in an e-beam evaporation system without breaking vacuum.
            For control n-MOSFETs, only Ni was deposited.  Ni thickness was chosen
such that the final NiSi thickness is 20 nm.  A single-step 500oC for 30 seconds RTA
was used for Ni salicidation.  For devices with Sb incorporated below the Ni layer, the
RTA step forms the NiSi and causes Sb to segregate at the NiSi/Si interface.
Selective wet etch was used to remove unreacted Ni and Sb.  Fig. 2.8 (b) and (c) show
the cross-section schematics of control n-MOSFET and the n-MOSFET with Sb
segregation in NiSi source/drain region.  Sb segregated at the NiSi/n-Si interface
reduces the effective Schottky barrier of NiSi formed on n-Si.  For control devices,
there is no Sb segregation at the NiSi interface at the S/D regions.  (d) Transmission
electron micrograph (TEM) image shows the fabricated n-MOSFET with Sb
segregation in NiSi S/D regions.  The silicide interface at the S/D regions is in good
condition without observable defects.
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Fig. 2.8 (a) Process sequence for fabricating a n-MOSFET with Sb segregation as well as a
control device.  For the n-MOSFET with Sb segregation, an additional solid Sb layer is inserted
beneath the metallic Ni prior to silicidation.  Cross-section schematic of (b) control n-MOSFET
and (c) n-MOSFET with solid Sb segregation in the nickel silicided S/D regions. (d) TEM image
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2.4.2  Electrical Characterization
Fig. 2.9 (a) shows the IDS-VGS characteristics of fabricated n-MOSFETs with
and without Sb segregation in the S/D region.  Enhancement in both linear drain
current IDlin and saturation drain current IDsat are observed for the fabricated n-
MOSFETs with Sb segregated NiSi S/D as compared to control transistors. IDlin
enhancement is observed to be higher than IDsat enhancement as IDlin is affected by
both the source and drain resistance components but IDsat is mainly affected by the
resistance in the source side [2.12].  Comparable DIBL, subthreshold swing, and off
stage leakage current are seen for the control n-MOSFETs and the n-MOSFETs
integrated with Sb segregation technique.  This indicates that Sb segregation
technique has minimum negative impact on the short channel behavior of the
fabricated n-MOSFET.  In addition, the VTh are similar, indicating similar effective
channel length for devices with and without Sb segregation contact technology.  Fig.
2.9 (b) shows significant drain current enhancement achieved with the Sb segregation
technique.  This is primarily attributed to the reduction of RCSD at the Sb segregated
NiSi S/D regions.  The IDsat enhancement obtained in this work is rather significant
due to the high REXT/RChannel ratio of n-MOSFETs fabricated using an unoptimized
process flow in university research laboratory setting.  It is likely that the IDsat
enhancement associated with the Sb segregation technique would be lower but not
insignificant in a state-of-the-art n-MOSFET due to the growing importance of RCSD.
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                             (a)                                      (b)
Fig. 2.9   (a) The IDS-VGS characteristics of a pair of closely matched 0.17 µm gate length n-
MOSFET with and without Sb segregation in NiSi S/D regions.  Comparable DIBL, subthreshold
swing and off-state leakage for both devices were shown.  (b) IDS-VDS characteristics of n-
MOSFET with and without Sb segregation technique.  The VTh of both devices are 0.2 V.
Significant IDsat enhancement is observed for device integrated with Sb segregation technique as
compared to the control.
Fig. 2.10 shows the study of the total series resistance RTotal as a function of
applied gate voltage VGS for both devices.  It is clearly observed that the n-MOSFET
formed with Sb segregation process has a lower RTotal as compared to the control
device.  Fig. 2.10 also indicates the extracted RTotal at VGS –VTh = 3.5 V and VDS = 50
mV.  At a large VG, the channel resistance is low and RTotal is dominated by the REXT.
Therefore, the RTotal reduction obtained at large VG is mainly due to REXT reduction for
n-MOSFET with Sb segregation which is attributed to a reduced RCSD. This
contributes to observed IDsat enhancement. The IDsat enhancement for n-MOSFETs
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with and without Sb segregation and gate length LG of 0.17 μm, 0.57 μm and 1.57 μm
were characterized (Fig. 2.11).  The IDsat enhancement for transistor with LG = 0.17
µm is significantly higher than that at LG of 1.57 µm.  As the transistor is scaled down,
RChannel is reduced and a large REXT becomes a major component of RTotal, suggesting
that the device performance is increasily limited by REXT.  As a result, IDsat
enhancement is expected to increase for smaller LG transistor with reduced REXT,
suggesting the benefits of the integrating Sb segregation technique in sub-100 nm LG
device.
Fig. 2.10   The total resistance RTotal between the source and drain measured at VDS = 50 mV as a
function of gate voltage VGS for two transistors: control n-MOSFET with nickel silicided S/D and
a n-MOSFET with Sb segregated S/D. RTotal extracted at VGS – VTh  = 3.5 V and VDS = 50 mV are
also indicated.  The n-MOSFET fabricated with the Sb segregation technique has much smaller
RTotal than the control n-MOSFET.
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Fig. 2.11 REXT reduction manifests as IDsat enhancement of n-MOSFETs with Sb segregation in
NiSi S/D regions over control transistors. The enhancement is increased as LG is reduced.
        It is noted that supply voltage VDD reduction is aggressively pursued to contain
the increase in power consumption of CMOS devices [2.21], [2.22].  Fig. 2.12 (a)
shows that IDsat enhancement for n-MOSFETs with Sb segregation technique is
maintained even as VDD is reduced from 1.3 V to 0.8 V. The observed IDS
enhancement is mainly due to reduced REXT and improved channel conductance which
is related to the higher effective VGS value for n-MOSFETs with lower REXT.
Similarly, n-MOSFETs fabricated with the Sb segregation technique also show
maximum transconductance GM, Max enhancement for smaller VDD [Fig. 2.12 (b)].
With no degradation in off-state leakage, IDsat enhancement, and GM,Max enhancement
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Fig. 2.12  (a) Saturation drain current IDsat as a function of VDS. (b) Maximum transconductance
GM,Max  at various VDS. The IDsat and GM,Max  enhancement for n-MOSFET with Sb segregation
over the control n-MOSFET is maintained when VDS is reduced from 1.3 V to 0.8 V.
2.5  Summary
            In summary, an alternative method of introducing Sb and Ni to form NiSi on
n-Si (100) with Sb segregation is studied.  By inserting a solid Sb interlayer to Ni and
Si interface prior to Ni silicidation process, a very low effective SB height of 0.074
eV is achieved for NiSi/n-Si interface with Sb segregation. SIMS characterization
confirms Sb segregation at the NiSi/Si interface and complete formation of Nickel
monosilicide on n-Si (100). RC modulation over a wide range is also illustrated for
devices with Sb segregation.  Viability of Sb segregation using thin NiSi is also
shown.
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        The integration of Sb segregation technique in a conventional n-MOSFET device
fabrication flow is demonstrated.  Good transfer and output characteristics of
transistors formed with the Sb segregation technique are shown and discussed.
Enhanced performance for the transistor with Sb segregation technique is mainly due
to the reduced REXT especially RCSD.  Larger performance enhancement was observed
for transistors with smaller gate length.  Saturation drain current transconductance
enhancement is also maintained for smaller supply voltage. The Sb segregation
technique is a promising technique for integration in conventional CMOS technology
for source and drain series resistance reduction.
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Novel Chalcogens Segregation for Silicide
Contact Resistance Reduction
3.1     Introduction
High silicide contact resistance RCSD due to large Schottky barrier height
between NiSi and n-Si (100) has been identified as a major impediment to achieving
continual improvement in transistor performance beyond the 32 nm technology node
[3.1], [3.2].  Fermi level pinning at the NiSi/n-Si(100) interface sets the work function
of NiSi to a mid-gap value of ~4.7 eV.  Efforts to reduce the RCSD of NiSi on n-Si
(100) include silicide materials engineering and dopant segregation techniques [3.3],
[3.4].  In addition, Sulfur (S) and Selenium (Se) which are also known as chalcogen
can be employed to effectively modulate the electron Schottky barrier height ФBn
between n-Si (100) and metal or metal silicide [3.5]-[3.7].  Kaxiras et al. suggested
that S and Se atoms eliminate broken covalent bonds on the terminating plane of Si
surface, leading to Fermi level depinning between metal and Si contact [3.8].  Tao et
al. [3.9] showed that a monolayer of Se grown on n-Si (001) surface by molecular
beam epitaxy (MBE) could modulate the effective SB height for Magnesium contact
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on n-Si (001). The disadvantage of the Se-monolayer passivation technique is that it
hindered the formation of silicide on Si [3.10].  Therefore, alternative approaches
would be needed to incorporate Se at the metal silicide/Si interface.   Recently, S
implantation and segregation has also been shown to reduce ФBn for NiSi on n-Si
(100), but it increases the ФBn of NiSi on p-Si (100) [3.11].  This suggests that S or Se
is effective in lowering the RCSD of n-MOSFET but not p-MOSFET.  However, Se
segregation approach has not been investigated.  One attractive approach to realize
ФBn and RCSD reduction using S or Se in a CMOS process flow is through sequential
implantation of S or Se and n-type dopants.  By doing so, additional masking layers to
prevent p-MOSFET from S or Se implant is avoided and cost of implementation can
be reduced.  For this approach to work in CMOS integration, S or Se must be retained
in Si during the high temperature source/drain (S/D) anneal.  It is shown that co-
implantation of n-type dopants with Se is more promising than with S for ФBn and
contact resistance reduction in a CMOS integration scheme [3.10].  In addition,
aggressive implementation of strain engineering in CMOS technology leads to
introduction of new materials such as embedded Si:C stressors on the source and
drain regions of n-MOSFET [3.12], [3.13]  Therefore, it is imperative to study the
effectiveness of Se segregation in Si:C to reduce the RCSD [3.14], [3.15].
In this chapter, experimental investigation of the effect of pre-silicidation
high-temperature anneal normally required for S/D dopant activation on the ФBn of
NiSi on S-implanted and Se-implanted n-Si(100) is demonstrated.  In particular, the
propensity of Se or S to out-diffusion during high-temperature anneal leading to
dosage loss is investigated, and correlated with electrical characteristics or extracted
ФBn of contact devices.  An alternative hypothesis is suggested to explain the
observed low ФBn for silicide/Si with Se segregation.  Next, a viability study of Se co-
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implantation and segregation in modulating the effective Schottky barrier height of
NiSi:C formed on epitaxially grown Si:C is conducted.  Electrical and material
characterization results are shown and discussed.  Finally, the key points in this
chapter are summarized.
3.2    Selenium (Se) or Sulfur (S) Implantation and Segregation
   N-type bulk Si (100) wafers with a resistivity of 4-8 ·cm were used for the
fabrication of contact devices.  400 nm thick SiO2 layer was grown using wet thermal
oxidation at 1000oC.  A reverse-isolation mask was used for active definition, and the
SiO2 was etched by buffered oxide etch (BOE) to form active regions.   S or Se with a
dose of 2×1014 cm-2 and an energy of 15 keV was implanted into the active regions of
separate wafers.  The implanted depth of S and Se is 16 nm and 11 nm, respectively,
as determined by Secondary Ion Mass Spectrometry (SIMS).  20 nm SiO2 capping
layer was deposited prior to rapid thermal anneal (RTA) at 1000oC for 1 s in a N2
ambient. Capping SiO2 prevent implanted species from out-diffusion. Since we do
not have flash anneal capabilities, a 1000oC 1 s anneal simulates the dopant activation
process.  The capping SiO2 layer was then stripped and a 30 nm thick Ni was
deposited in an e-beam evaporation system.    A one-step RTA at 500oC for 30 s in a
N2 ambient was used for Ni silicidation process.  The unreacted Ni was removed by
using a wet etchant comprising H2SO4 and H2O2 with a volume ratio of 4:1.  Finally, a
layer of Al (200 nm) was deposited by e-beam evaporation system on backside of the
wafers for ohmic contact.  SIMS and Transmission Electron Micrograph (TEM) were
used to examine the completed NiSi formed on n-Si (100) with Se segregation.  The
X-Ray Diffraction (XRD) was used to determine the Ni-silicide phases formed on n-
Si (100).
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3.3 Results and Analysis
3.3.1   Electrical and Material Characterization
Fig. 3.1 (a) and (b) show the SIMS depth profiles of S and Se in S-implanted
and Se-implanted Si region prior to silicidation, respectively.  Depth profiles with and
without 1000oC 1s anneal are shown.  Despite the use of SiO2 capping, it is obvious
that S atoms out-diffused from Si, leading to significant S dosage loss in Si after
1000oC anneal.  SIMS depth profiles of Se before and after 1000oC anneal do not
reveal significant difference, suggesting that Se atoms in n-Si (100) are mostly
retained even after 1000oC anneal.  The results are qualitatively consistent with
experimentally determined diffusion activation energy EA of S and Se in Si. EA for S
and Se diffusion in Si is 2.024 eV [3.16], [3.17] and 2.457 eV [3.18], respectively. EA
of Se is higher than that of S due to its larger atomic size.  Although the Se
concentration peak shifts slightly towards a shallower depth, much of the implanted
Se is retained in Si following the 1000C anneal.
             Fig. 3.2 (a) shows the room temperature current-voltage characteristics for the
fabricated contact devices.  All the devices had NiSi formed on S-implanted or Se-
implanted n-Si (100).  The reverse current Ir of the device with S-implant and 1000oC
anneal is three orders lower than the device with S implant but without 1000oC anneal,
and is comparable to that of the device without S implant.  This indicates that the
effectiveness of S in SB height reduction disappears upon high temperature annealing.
On the other hand, Ir for devices with Se implant and 1000oC anneal is enhanced by
almost one order as compared to devices with Se implant but without 1000oC anneal
[Fig. 3.2 (b)].  The increase in Ir following the 1000C anneal could be related to the
increased Se concentration at the Si surface.  These results indicate the advantage of
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using Se for ФBn modulation at the NiSi/n-Si (100) interface.  Fig. 3.3 shows the ФBn
of NiSi on n-Si (100) with S or Se implant.  Activation-energy measurements using
low forward voltage biases (0.02V to 0.10V) and low temperatures (from 173 K to
293 K) were carried out to extract low ФBn values.  Devices with S implant and
1000oC anneal show significant ФBn increment as compared to those without 1000oC
anneal.  It is clear that ФBn of the devices with Se implant is significantly lower than
the devices with S implant after 1000oC anneal.  Se-implanted devices after 1000oC
anneal show reduction of ФBn as compared to Se-implanted device without 1000oC
anneal, probably due to increased Se concentration at the NiSi/n-Si interface.
Fig. 3.1  (a) SIMS depth profile of S with and without 1000oC 1s anneal and prior to silicidation.
S-implanted devices show significant out-diffusion after 1000oC anneal as compared to those
without 1000oC anneals.  (b) SIMS depth profile of Se shows that no significant change in
concentration profile is observed for devices with and without 1000oC anneal.  Out-diffusion of Se
is less serious than that of S during the 1000oC anneal.
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Fig. 3.2   (a) Room temperature current-voltage characteristics of S-implanted NiSi/n-Si (100)
contact devices.  Annealing at 1000oC reduces the reverse current drastically and the I-V
characteristics resemble that of a device without S implant.  (b) The reverse current of Se-
implanted NiSi/n-Si (100) device is improved after 1000oC anneal, suggesting that the reduced
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Fig. 3.3 Bn for NiSi formed on n-Si (100) with S or Se implant.  On some splits, a 1000 oC
anneal was introduced prior to Ni silicidation to emulate the S/D annealing condition.  For Se-
implanted devices, the 1000oC anneal reduced Bn further.  However, for S-implanted devices, the
1000oC anneal resulted in a significantly higher Bn than those without anneal.
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            Fig. 3.4 (a) and (b) shows the SIMS depth profile for devices with S and Se
implant, respectively.  All the devices had 1000oC anneal prior to NiSi formation on
n-Si.  Fig. 3.4 (a) shows absence of a peak in S concentration near the NiSi/n-Si
interface.   In Fig. 3.4 (b), however, significant amounts of Se could be detected near
the NiSi/n-Si interface, indicating Se segregation in the NiSi/n-Si interface.  Se
segregation at the NiSi/n-Si (100) contributed to the ФBn modulation.  Further
characterization using High Resolution TEM or XPS on NiSi/n-Si interface with S or
Se segregation would provide more information on the interface properties, e.g. cross-
sectional TEM image of NiSi formed on S-implanted Si shows good morphology, and
S dose ranging from 1×1013 to 2×1014 cm-2 does not affect the NiSi layer structure,
thickness, and resistivity [3.6].  In contrast to a report that a deposited Se layer on
silicon suppresses titanium silicidation [3.10], we observe here that by introducing Se
through implantation, complete Ni monosilicide was formed on n-Si with Se
segregation. The results also suggest that Se implant could be a better option than S
implant for ФBn,eff modulation for NiSi on n-Si in CMOS source/drain engineering.
           As discussed in the chapter 2, thin NiSi is required for advanced CMOS
technology.  Fig. 3.5 shows the current-voltage (I-V) characteristics for contact device
with NiSi thickness of 11 nm and 22 nm.  All the devices were integrated with Se
segregation technique.  Almost ohmic characteristics (Ir ≈ If) are clearly shown for
samples with 11 nm and 22 nm NiSi thickness, suggesting the effectiveness of Se
segregation in reducing RCSD for sub-32 nm CMOS technology where the NiSi
thickness is less than 15 nm.  The low temperature activation-energy measurement is
conducted to confirm the achievement of low ФBn,eff for 22-nm thick NiSi contact
device (Fig. 3.6). The ΦBn values were extracted using low temperature range from
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163K to 203K at different forward voltages using equation (1).  The average extracted
ΦBn value was 0.083 eV.
Fig. 3.4 (a) SIMS depth profiles of Si, Ni and S for S-implanted devices after 1000oC anneal.  S
concentration peak was not detected at the NiSi/n-Si interface region.  (b) SIMS depth profiles of
Si, Ni and Se for Se-implanted devices after 1000oC anneal.  Large amounts of Se could be
detected near the NiSi/Si interface.  Se is segregated at the NiSi/n-Si interface.
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Fig. 3.6   Energy-activation measurement was used to extract electron Schottky barrier height for
both NiSi with Se segregation.  Sub 0.1 eV ΦBn is achieved for  NiSi with segregation.  Low
temperature range from 163K to 203K at different forward voltages is used to extract the ΦBn.
           SIMS profiles of Se, Ni, and Si, [Fig. 3.7 (a) and (b)] confirm the segregation
of Se at the NiSi/n-Si interface for tNiSi of 11 nm and 22 nm.  At the interface, the
largest amount of Se was detected for the both samples with tNiSi of 11 nm and 22 nm,
indicating that NiSi thickness has minimum negative impact on the Se segregation at
the NiSi/Si interface.  The SIMS results are consistent with observed I-V
characteristics.  The TEM image in Fig. 3.8 shows an excellent NiSi/n-Si interface
with Se segregation.  No observable Se implant related damage was found in n-Si
which could be due to low Se implant dose.  The formed NiSi is also structurally good
and uniform.

















Bn = 83 meV
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Fig. 3.7   Depth profile showing Se distribution at the NiSi/n-Si interface for tNiSi of (a) 11 nm and
(b) 22 nm.  Largest amount of Se segregated at the NiSi/n-Si interface.
Fig. 3.8   TEM image of NiSi formed on n-Si with Se segregation at the interface.  Excellent
NiSi/n-Si interface and defects free n-Si were observed.
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             In addition, XRD result (Fig. 3.9) shows that only Ni monosilicide phases are
identified for the Ni-silicided sample with Se segregation.  Hence, it can be concluded
that Se segregation does not suppress the low resistivitiy Ni monosilicide formation
on n-Si (100).  Fig. 3.10 shows the rectification ratio RC as a function of different
silicidation conditions for NiSi/n-Si with Se segregation.  Ideal ohmic contact
characteristics are maintained under various Ni silicidation conditions, indicating the
robustness of the Se segregation contact technology.  Fig. 3.11 illustrates the thermal
stability of NiSi with and without Se segregation from silicidation temperature of
400oC to 700oC.  The tNiSi is 22 nm.  The results clearly indicate that NiSi with and
without Se segregation shows comparable sheet resistance RS at silicidation
temperature below 600oC.   At 600oC and above, the NiSi with Se segregation shows
lower RS as compared to NiSi without Se segregation, suggesting better NiSi
morphology for NiSi with Se segregation at the silicide interface.  Atomic Force
Microscope (AFM) is employed to determine the surface quality of NiSi with and
without Se segregation formed at 600oC and above temperature.
           Fig. 3.12 (a)-(d) shows that the surface morphology of NiSi with Se
segregation is also improved as compared to the samples without Se segregation.  The
Se segregated the NiSi interface might change the grain boundary energy and
interfacial energy, leading to retardation of thin NiSi film agglomeration Error!
Reference source not found..  The material studies clearly show that Se segregation
technique has minimum negative effects on the thin NiSi film qualities which is
critical for implementation in advanced CMOS technology.
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Fig. 3.9 XRD result for NiSi formed on Se-implanted n-Si.  Ni monosilicide formation is
confirmed.
Fig. 3.10   Ohmic contact characteristics (RC = 1) are achieved for a wide range of silicidation
conditions to form NiSi on n-Si with Se implant. The tNiSi is 22 nm for all the samples.






























































Fig. 3.11   NiSi/n-Si interface with Se segregation showed improved thermal stability over the
control at silicidation temperature 600oc and above. The silicidation time is 10 seconds.
Fig. 3.12   AFM images of NiSi/n-Si with Se segregation formed after silicidation at (a) 600°C
and (b) 700°C shows improved surface morphology. NiSi formed at (c) 600°C and (d) 700°C
without Se segregation are also shown.
(a ) (b )
(c ) (d )
2 μm





















3.3.2   Proposed Hypothesis for Schottky Barrier Height Modulation using Se
Segregation
In this section, the mechanism of Schottky barrier lowering using Se
segregation is investigated.  It is interesting to note that the obtained experimental
result for Se segregation is different from the Fermi level depinning effect reported in
the case of Si passivated with a Se monolayer.  If one considers the work function of
NiSi to be ~4.7 eV [3.20], one would expect a rather high value for ΦBn of ~0.65 eV if
there is Fermi level depinning.   In order to correctly identify the mechanism behind
the observed ΦBn reduction, different work function of silicide materials have to be
integrated with Se segregation and the obtained ΦBn values are studied.  Therefore, we
perform Pt silicidation of Se-implanted n-Si and examine the value of ΦBn obtained
with Se segregation at the PtSi/n-Si interface [3.11].   PtSi was particularly chosen
because it has high work function value (~4.95 eV) and high ΦBn (~0.85 eV) on n-Si
(100).  For the PtSi case, the contact device fabrication steps are the same with the
NiSi contact device except the unreacted Pt was selectively wet etched by HNO3,
HCL, and H2O mixture with a volume ratio of 1:3:7 at a temperature of 70oC.
            Fig. 3.13 (a) shows current-voltage characteristics of PtSi with and without Se
segregation. Ir of PtSi with Se segregation is ~7 orders higher than sample without Se
segregation and is almost equal to If, indicating low ΦBn and RCSD.    Fig. 3.13 (b)
illustrates the activation-energy measurement for PtSi with Se segregation.  The result
clearly indicates the achievement of low ΦBn for PtSi with Se segregation.  The ΦBn is
extracted at low temperature regime and is 0.12 eV.  The results of NiSi and PtSi with
Se segregation suggest that silicide/Si interface with Se segregation is likely to
achieve low ΦBn, independent of the silicide materials (Fig. 3.14).
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                           (a)                                           (b)
Fig. 3.13   (a) current-voltage characteristics of PtSi formed on n-Si (100) with and without Se
implantation.  Se with a dose of 2×1014 cm-2 and an energy of 15 keV was implanted into the n-Si
(100).  High electron Schottky barrier height was observed for the silicide/n-Si (100) without Se
implant.  (b) Energy-activation measurement was used to extract electron Schottky barrier height
for PtSi with Se segregation.  Low ΦBnwas achieved for PtSi with segregation.
           Fig. 3.14 shows the ΦBn of metal and metal silicides contacts as a function of
electronegativities based on Miedema scale [3.21].  The open circle data was taken
from Ref. [3.22].  The extracted ΦBn for PtSi and NiSi without Se segregation in this
work are well-matched with reported data in the literature, indicating metal Fermi
level pinning at 0.7±0.1 eV below the EC [Fig.3.15 (a)].    The Se segregated NiSi-
and PtSi/n-Si (100) interface clearly showed a large deviation from those reported
data and metal Fermi level seem to pin at ~0.1 eV below the EC which is indicated by




















Applied Voltage VA (V)
PtSi/n-Si
3 4 5 6
10-9
10-8
Average extracted Bn =
0.12 eV
 Vf = 0.02V  Vf = 0.04V
 Vf = 0.06V  Vf = 0.08V







suggest that the pinning of metal Fermi level EFM near the EC is likely to be due to
two factors. First, Monch [3.22] showed that with defect density of ~1×1014 cm-2, the
ΦBn is mainly determined by the defect energy level in the Si. It had been
experimentally shown that defect energy level at 0.3±0.1 eV below the EC was created
in Si by Se implantation [3.23], [3.24].  With the Se-induced defect energy level at the
Si interface, the the EFM of silicide is likely to pin near to EC. Furthermore, the
segregated Se density at the NiSi/n-Si interface is likely to be at least 1×1014 cm-2 as
the implanted dosage is 2×1014 cm-2.  Second, the segregation of Se at the NiSi/n-
Si(100) interface could form extrinsic interfacial dipole layer and modulate the ΦBn.
Further investigations are needed to find out the detailed near-EC pinning mechanism.
Figure 3.14    Schottky barrier heights of metal- and silicide-silicon contacts are shown as a
function of the effective Miedema electronegativities.  Se segregation at the silicide/n-Si interface
leads to pinning of metal Fermi level near the conduction band of Si and low electron Schottky
barrier height.
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Fig. 3.15 (a) . For NiSi/n-Si (100) without Se segregation, the metal Fermi level is pinned at mid-
gap of Si bandgap, leading to large Schottky barrier height for silicide formed on Si.  (b) Energy
band diagram for illustrating the ΦBn reduction due to metal Fermi level pinning near the EC of Si
at NiSi/n-Si (100) interface using Se segregation. The Se-induced Fermi level pinning is likely to
be due the formation of near-EC defect energy level and formation of extrinsic interfacial dipole.
3.4     Se segregation at NiSi:C/Silicon-Carbon (Si:C) Interface
Silicon-carbon (Si:C or Si1-xCx) source/drain (S/D) is a promising strained-Si
technology to enhance the n-MOSFET performance in sub-32 nm technology nodes
[3.25]-[3.28].  However, there is very limited research attention given to reducing the
RCSD of NiSi:C formed on Si:C S/D. The conventional dopant segregation techniques
which used high dosage and low energy dopant implant into epitaxially grown Si:C
S/D might destroy the crystallinity of Si:C S/D and lead to strain relaxation in the
stressor.  Novel silicide material Ni(Dy)Si:C formed on n-Si:C S/D also showed
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reduction for silicide contact on Si:C with minimum impact on its strain level would
be imperative in enhancing nano-scale n-MOSFET performance.  Recently, Selenium
(Se) implantation and segregation method had been employed to modulate the
apparent or effective Schottky barrier height Bn between n-Si (100) and metal or
metal silicide [3.14], [3.15].  The low implant dose (~2×1014 cm-2) needed for Bn or
RCSD reduction is particularly attractive for integration with Si:C S/D.  The low Se
implant dose is likely to have minimum impact on the strain level of Si:C.
           In this section, the first experimental investigation of Se co-implantation and
segregation in modulating the effective Schottky barrier height of NiSi:C formed on
epitaxially grown Si:C.  Electrical and material characterization results are shown
and discussed.
3.4.1     Contact Device Fabrication
N-type bulk Si (100) wafers with a resistivity of 4-8 ·cm were used for the
fabrication of contact devices.  200 nm thick SiO2 layer was grown using wet thermal
oxidation at 1000oC.  A reverse-isolation mask was used for active definition, and the
SiO2 was etched by buffered oxide etch (BOE) to form active regions.   A 40 nm thick
Si0.99C0.01 layer was epitaxially grown on the active area of n-Si substrate and the C
concentration is determined by High resolution X-ray diffraction (HRXRD) [3.12], followed
by 10 keV 3×1013 cm-2As+ implant to dope the Si0.99C0.01 layer n-type.  The fabricated
diodes were then implanted with different Se doses (0, 6×1013 cm-2, 2×1014 cm-2) at
energy of 15 keV.  All diodes underwent rapid thermal annealing (RTA) at 950oC for
30 s.  This annealing temperature is used to simulate the dopant activation process in
n-FET with Si0.99C0.01 source/drain regions.  10 nm Ni was deposited for a single-step
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silicidation at 450oC, 60 s in N2 ambient.  The unreacted Ni was removed by using a
wet etchant comprising H2SO4 and H2O2 with a volume ratio of 4:1.  Finally, a layer
of Al (200 nm) was deposited by e-beam evaporation system on backside of the
wafers for ohmic contact. SIMS is used examine the completed NiSi formed on n-
Si:C (100) with Se segregation.  The X-Ray Diffraction (XRD) was used to determine
the Ni-silicide phases formed on n-Si:C (100).
3.4.2      Schottky Barrier Height Tuning for NiSi:C/Si:C Interface
Fig. 3.15 (a) shows the room temperature current-voltage characteristics for
the fabricated contact devices.  All the devices had NiSi:C formed on Se-implanted n-
Si0.99C0.01.  The reverse current Ir of the device with Se-implant and 950oC 30 s anneal
increased as the Se implantation dose is increased.  With Se dosage of 2×1014 cm-2,
the Ir is almost same as the forward current If, indicating ohmic contact characteristics.
Activation-energy measurements using low forward voltage biases and low
temperatures were carried out to extract low Bn values.  The Bn is reduced when the
Se implant dose is increased and Bn of 0.1 eV is achieved for Se dosage of 2×1014
cm-2 [Fig. 3.15 (b)].  These results also confirm the advantage of using Se co-
implantation to modulate the Bn of NiSi:C/n-Si0.99C0.01 interface since Se does not
lose its effective Schottky barrier height reduction capability in Si0.99C0.01 layer after
undergoing source/drain activation RTA, i.e. no Se out-diffusion.  It is believed that
the Bn reduction mechanism is likely to be similar to the case in n-Si (100) as
explained in previous section.
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Fig. 3.15   (a) Room temperature current-voltage characteristics of NiSi:C/n-Si0.99C0.01 contact
devices with different Se implant dose.  (b) Schottky barrier height Bn as a function of Se implant
dose.  The Bn is reduced with increasing Se implant dose. A Bn of 0.1 eV is achieved for Se
implant dose of 2×1014 cm-2.
     Fig. 3.16 shows the SIMS depth profile of Si, Ni, C and Se with different
implant doses. It is clearly shown that a significant amount of Se was detected near
the NiSi:C/n-Si0.99C0.01 interface, indicating Se segregation at the NiSi:C/n-Si0.99C0.01.
The amount of Se segregated at the interface increases as the Se implant dose is
increased.  The SIMS result also indicates the NiSi:C formation on Se segregated n-
Si0.99C0.01 surface. It is estimated that Se diffused ~7nm into Si:C layer.” The Bn
modulation for the NiSi:C/n-Si0.99C0.01 interface is attributed to the Se segregation.
Fig. 3.17 shows XRD results for Ni silicide formed on n-Si0.99C0.01 layer with
different Se implant dose.  It is found that only Ni monosilicide phases formed on n-
Si0.99C0.01 layer.  Therefore, it can be concluded that Se implant and segregation does









Se Dose  (x1014 cm-2)




















Fig. 3.16 SIMS depth profiles of Si, C, and Se for Se-implanted NiSi:C/n-Si0.99C0.01 contact
devices after 950oC rapid thermal anneal.  Large amounts of Se could be detected near the
NiSi:C/n-Si0.99C0.01 interface which indicates Se segregation.  The concentration of Se segregated
at the interface increases as the Se implant dose is increased.
Fig. 3.17   XRD data confirm the formation of NiSi:C on n-Si0.99C0.01 for samples with and
without Se co-implantation


















































Fig. 3.18 (a) plots the NiSi:C sheet resistance as a function of Se implant dose.
Minimum negative impact of Se segregation on metal-silicide formation is shown.
Fig. 3.18 (b) illustrates the that thermal stability of NiSi:C films formed with Se
segregation is comparable to samples without Se segregation.  Comparable junction
leakage extracted at applied voltage of 1.2V is observed (Fig. 3.19) for diodes
employing NiSi:C contacts with or without Se segregation, indicating that Se does not
introduce defects that cause junction leakage problems.  This is probably due to low
Se implant dose employed in the Se segregation contact technology.
Fig. 3.18   (a) Measured sheet resistance is similar for NiSi:C with different implanted Se dose. (b)
Measurements show comparable sheet resistance for NiSi:C with and without Se segregation for
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Fig. 3.19   Comparable junction leakage is observed for NiSi:C n+/p junction with and without Se.



















3.5     Summary
In conclusion, Bn reduction is achieved for NiSi on Se-implanted n-Si (100)
even with a high temperature (1000oC) anneal performed prior to silicidation.  Despite
a SiO2 cap, capped S-implanted n-Si suffers from S dosage loss upon anneal at
1000oC.  The S dosage loss is likely due to the outdiffusion of small S atoms from Si
upon 1000oC anneal. From a process integration perspective, Bn reduction using S
works if high temperature anneal is not used after S implant, i.e. if dopant activation is
performed before S implant.  If a simple integration approach such as sequential-
implantation of Se or S with S/D dopants is to be adopted, Se is preferred over S for
achieving reduced SB height. Bn of 84 meV is obtained for NiSi/n-Si (100) interface
with Se segregation.  Minimum negative impacts on material qualities of NiSi on n-Si
(100) with Se segregation are observed.
           A hypothesis which attributes the observed Bn reduction at the Se segregated
NiSi/n-Si and PtSi/n-Si interface to the metal silicide Fermi level pinning near
conduction band EC of Si is suggested and discussed. The Bn modulation for
NiSi:C/n-Si0.99C0.01 using Se implantation and segregation method is also
demonstrated.  The Bn is reduced with increasing Se co-implantation dose and a Bn
as low as 0.1 eV was achieved.  Similarly, this is attributed to Se segregation at the
NiSi:C/n-Si0.99C0.01 interface.  The Se segregation is a promising method for CMOS
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Chapter 4
Nickel Silicide Contact Engineering for
Enhanced n-Channel Transistor Performance
4.1     Introduction
Continuous geometrical scaling and incorporation of strain in the MOSFET
channel has led to significant increase in channel mobility and reduced channel
resistance RChannel, contributing to device performance enhancement.  This also leads
to the external series resistance REXT becoming a more dominant component of the
total series resistance RTotal between the transistor source and drain.  It was estimated
that RChannel will be almost equal to or less than REXT at 32-nm technology node and
beyond [4.1].  Therefore, the drive current performance of strained-silicon MOSFET
is increasingly dependent on REXT [4.2]-[4.4].  It is identified that REXT of n-MOSFET
is primarily dominated by silicide contact resistance RCSD.  As a result, silicide
materials engineering [4.5], dopant segregation techniques [4.6], [4.7] and silicide
interface engineering [4.8]-[4.10] have been actively pursued to reduce the RCSD.
However, the wide-spread implementation of strain engineering in sub-90 nm CMOS
technology leads to incorporation of different materials in the source and drain
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regions of transistor to strain the Si channel region.  This increased the complexity in
reducing the RCSD.  Embedded silicon-carbon (Si:C or Si1-yCy) source and drain (S/D)
stressors have been demonstrated for enhanced electron mobility and drive current for
both planar and multiple-gate n-MOSFETs [4.11]-[1.5].  It is shown that increasing
the substitutional carbon concentration CSub in the Si1-yCy S/D stressors enhances the
tensile stress level in the channel region, leading to higher drive current [4.18], [4.19].
However, higher CSub in the Si1-yCy S/D stressors also degrades the n-type dopant
activation in the S/D regions, leading to higher S/D sheet resistance [4.20].  N-type
dopant deactivation [4.21] in the Si1-yCy S/D stressors also increases the contact
resistance RCSD between a metal silicide and Si1-yCy.  Therefore, new techniques to
reduce the RCSD for metal silicide formed on Si1-yCy S/D would be highly desirable.
However, there is lack of research on the reduction of the contact resistance on Si1-yCy.
In chapter 3, we had reported selenium (Se) segregation at the nickel silicide-
Si interface to lower the Schottky barrier height [4.9], [4.10].  A sub-0.1 eV Schottky
barrier height was successfully achieved for NiSi/n-Si and PtSi/n-Si interfaces using
Se segregation.  The low implant dose (~2×1014 cm-2) needed for ФBn or RCSD
reduction is particularly attractive for integration with Si:C S/D.  The low Se implant
dose is likely to have minimum impact on the strain level of Si:C.  The effectiveness
of Se segregation in reducing the effective Schottky barrier height at the NiSi:C/n-
Si0.99C0.01 interface is shown and explained in chapter 3.
In this chapter, we report the results of a detailed investigation of contact
resistance reduction in strained n-channel MOSFETs with silicon-carbon (Si0.99C0.01)
S/D by employing Se segregation at the silicide/Si0.99C0.01 interface.  Extensive
electrical measurements (IOFF-IDsat, IOFF-IDlin, IOFF-RTotal, IOFF-DIBL and IOFF-VTsat)
were performed to evaluate the effects of Se segreation on device performance.  In
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addition, the impact of Se segregation on electron mobility in short-channel strained
MOSFETs was also investigated.  Next, this Se segregation technique is applied on
ultra-thin body SOI n-MOSFET with fully silicided source and drain regions for
further performance enhancement.  Finally, the key results are summarized.
4.2 Silicon-On-Insular (SOI) n-MOSFET with Si:C S/D stressor and Se
Segregation
4.2.1  Device Fabrication
Fig. 4.1 (a) shows a schematic of a strained silicon-on-insulator (SOI) n-
MOSFET with Si0.99C0.01 S/D and segregated Se at the NiSi:C/Si0.99C0.01 interface.
The mechanism of Schottky barrier height modulation at the NiSi:C/Si0.99C0.01
interface using Se segregation is expected to be similar with Se segregation at the
NiSi/n-Si interface [4.10], where the metal Fermi level EFM of the nickel silicide is
pinned near EC, leading to a very small Schottky barrier height and low silicide
contact resistance.  Fig. 4.1 (b) and (c) show the TEM images of the fabricated n-
MOSFET with Si0.99C0.01 S/D and segregated Se at the NiSi:C/Si0.99C0.01 interface.
Fig. 4.2 shows the process flow used in this work for the integration of Se segregated
NiSi:C/Si:C S/D  in strained SOI n-MOSFETs [4.22], [4.23].  A standard n-channel
MOSFET process flow was used, except for the introduction of Se implant in the S/D
dopant implant step.  Eight-inch SOI substrates with a Si thickness of 40 nm were
used for this technology demonstration.  After local oxidation of silicon (LOCOS) to
form isolation regions, threshold voltage VTh adjust and punchthrough implants were
subsequently performed.  This was followed by thermal oxidation to form 3.0 nm of
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SiO2 gate dielectric growth and deposition of 100 nm thick polycrystalline Si (poly-
Si) as the gate electrode layer.  A SiO2 hardmask was also formed on the poly-Si layer.
            Gate stack definition employed 248 nm lithography, trimming, and dry etching
to obtain gate lengths LG down to 60 nm.  Silicon nitride (SiN) spacer formation, S/D
recess etch were then performed.  A prebake step at 800oC for 5 min in vacuum was
performed for native oxide removal before the selective epitaxial growth of Si0.99C0.01
in the source and drain regions [4.12].  The poly-Si gate electrode was entirely
covered during Si0.99C0.01 epitaxy.  In the S/D implant step, some of the wafers will
receive both arsenic and selenium implantation.  The control device only received
arsenic implant.  The implanted arsenic dosage is 1 ×1015 cm-2. S/D dopant activation
anneal was performed at 950oC for 30s.  The hardmask on the poly-Si gate was
removed.  Then, a 10 nm thick Ni was deposited and annealed at 450 oC for 60 s to
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Fig. 4.1   (a) Schematic of a strained n-MOSFET structure with Se segregation at the interface
between NiSi:C and Si0.99C0.01 which was epitaxially grown in the S/D regions.  The energy band
diagram along the line A-A’ is also illustrated.  Due to segregated Se at the interface of NiSi:C
and Si0.99C0.01, the metal silicide Fermi level EFM is shifted towards the conduction band energy EC
of Si0.99C0.01.  This leads to the formation of a small Schottky barrier height between NiSi:C and n-
Si0.99C0.01. (b) Transmission Electron Microscopy (TEM) image of the fabricated n-MOSFET. (c)
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Fig. 4.2   A process sequence showing the key steps employed in this work to fabricate strained n-
MOSFETs with Si:C S/D stressors and Se segregation technique.  The Se is introduced into S/D
after Arsenic implant (heavy S/D implant).  This was followed by dopant activation at 950oC for
30 s prior to nickel silicidation.
4.2.2 Impact of Se Segregation on n-MOSFET Performance
Fig. 4.3 plots the IDsat-IOFF characteristics of fabricated n-MOSFET with and
without selenium segregation at the NiSi:C/Si:C interface.  The IDsat is measured at
VGS-VTsat of 1.2V.  The IOFF is measured at VGS-VTsat of -0.2V.  At a fixed IOFF of 100
nA/μm, devices with Se segregation (SeS) show an IDsat enhancement of 20% over
control devices.  The performance of the devices is reasonably good considering that a
3.0 nm gate dielectric was used.  Further improvement in performance can be
achieved by reducing the gate dielectric thickness.  It will be more valuable if the Se
segregation technique can be integrated in a state-of-the-art base-line process for a
more accurate quantification of its benefit.  It can be expected though that the extent
of performance enhancement contributed by a given contact resistance reduction
would be base-line dependent. In order to clearly identify the contributing factors for
the IDsat enhancement, the total series resistance RTotal-IOFF characteristics of the
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fabricated n-MOSFETs is characterized [Fig. 4.4 (a)].  The threshold voltage
measured in the linear regime is denoted by VTlin.  The RTotal measured at high gate
overdrive in linear region (VGS-VTlin = 3.5V and VDS = 50 mV) is mainly dominated by
external series resistance REXT.  It is observed that RTotal for n-MOSFETs with Se
segregation is significantly lower than control devices at a given IOFF level.  Fig. 4.4
(b) shows RTotal as a function of VGS for device with and without Se segregation.  Both
devices show asymptote characteristics where RTotal decrease as the VGS is increased.
At large VGS value, the measured RTotal values of n-MOSFET with Se segregation is
smaller than the control n-MOSFET.  Inset shows the achieved RTotal reduction.  It is
consistent with the result of Fig. 4.4 (a).  This reduction of RTotal is attributed to the
reduction of silicide contact resistance RCSD due to Se segregation at the NiSi and
heavily As-doped Si0.99C0.01 interface.  This ultimately contributes to IDsat
enhancement.
Fig. 4.3 IOFF-IDsat characteristics comparing the performance of strained n-MOSFETs with and
without the Se Segregation (SeS) contact technology.  All devices have Si0.99C0.01 S/D stressors.
At a fixed IOFF of 100  nA/μm, a 20% improvement in saturation drain current ION is observed.
The IDsat enhancement is attributed to the silicide contact resistance RCSD reduction.
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Fig. 4.4    (a) IOFF-RTotal characteristics for devices with and without Se Segregation contact
technology.   A 30% reduction in the total series resistance RTotal at a fixed IOFF of 100 nA/μm is
observed.  The RTotal reduction is primarily due to the achievement of low Schottky barrier height
and RCSD.  (b)  The RTotal between the source and drain measured at VDS = 50 mV as a function of
gate voltage VGS for the control n-MOSFET and the n-MOSFET with Se segregated S/D.  Inset
shows the RTotal extracted at VGS – VTh  = 3.5 V and VDS = 50 mV.  The n-MOSFET with Se
segregated S/D has 35% smaller RTotal than the control n-MOSFET.
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           It was also observed that IDlin of strained n-MOSFET with Se segregation
technique shows a 36% enhancement over the control strained n-MOSFETs (Fig. 4.5).
It should be noted that the indicated percentage changes have associated uncertainties
due to data extraction or fitting from scattered data distribution, which is inherently
due to device-to-device variability.  The improvement of IDlin is related to its
dependence on both the source side and drain side external resistances. IDsat is mainly
affected by only source side REXT [2.12].
Fig. 4.5 At a fixed IOFF of 100 nA/μm, the strained n-MOSFET with Se Segregation contact
technology shows a 36% linear drain current IDlin enhancement over the control devices.
              Fig. 4.6 plots IDsat as a function of device gate length LG, showing that IDsat
enhancement increases for decreasing LG. This is attributed to the increasing
REXT/RChannel ratio at shorter LG, implying that IDsat performance is limited by REXT at
sub-32 nm CMOS technology.  It is imperative to note that REXT/RChannel is higher in
strained Si channel as compared to unstrained Si channel, suggesting the importance
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of Se segregation contact technique for advanced CMOS technology with wide-spread
implementation of strain engineering.   Fig. 4.7 illustrates a plot of IDsat as a function
DIBL.  The devices with Se segregation shows IDsat enhancement over the control
devices at different DIBL values. At a DIBL of 0.2 V/V, devices with Se segregation
demonstrate 28% ION enhancement over the control devices.  Fig. 4.8 (a) shows IDS-
VGS characteristics of two closely matched n-MOSFETs with gate length LG of 90 nm
and comparable DIBL and subthreshold swing which ensures similar short channel
effects.  The EOT of the devices is 3 nm. Vth difference between the n-MOSFETs is
about 50 mV and is due to device-to-device variation. The n-MOSFET with Se
segregation demonstrates a 23% saturation drain current IDsat enhancement over the
control at gate overdrive of 1.2 V [Fig. 4.8 (b)].  It should be noted that the device
performance demonstrated in this work can be further improved by optimizing Vth
implant condition to reduce IOFF and using a gate dielectric with thinner EOT.  The
IDsat enhancement obtained in this work is rather pronounced due to the high external
series resistance to channel resistance ratio (REXT/RChannel) of n-MOSFETs fabricated
using an unoptimized process flow.  We believe IDS enhancement associated with the
Se segregation technique would be lower but not insignificant in a state-of-the-art n-
MOSFET due to the growing importance of RCSD.
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Fig. 4.6   The left axis shows the absolute IDsat value.  The right axis shows the IDsat enhancement
percentage. IDsat enhancement due to Se segregation increases as LG is reduced because of
increasing dominance of RCSD.
Fig. 4.7   Significant IDsat enhancement is observed in n-MOSFETs with Si:C S/D and Se
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Fig.  4.8   (a) IDS-VGS characteristics of a pair of closely matched strained n-MOSFETs with and
without Se segregation (SeS) contact technology at a gate-length of 90 nm.  (b) IDS-VDS
characteristics of the same pair of n-MOSFETs showing the drain current IDsat improvement
achieved with Se Segregation.
4.2.3    Impact of Se Segregation on Short Channel Effects
 In this section, we study the impact of Se segregation on the short channel
effects, e.g. saturation threshold voltage VTsat shift and drain-induced barrier lowering
(DIBL) for the fabricated devices.  Fig. 4.9 shows the IOFF-VTsat characteristics for n-
MOSFETs with and without Se segregation.  N-MOSFETs with Se segregation show
similar VTsat values as compared to control n-MOSFETs at the same IOFF values.  This
shows that segregated Se at the silicide interface has minimum impact on the
threshold voltage modulation in the strained Si channel region.  Devices with the
same range of gate lengths (60 – 120 nm) were used.  Similarly, IOFF is plotted against









= 90 nm / 0.5 m
VGS-VT= 1.2 V









































the DIBL values for all devices (Fig. 4.10).  It is clearly shown that the IOFF-DIBL
plots are matched, indicating good channel control.  Therefore, it can be concluded
that Se segregation contact technique has negligible effect on the electrical properties
of S/D and short-channel behavior of the fabricated devices.  In general, enhanced
dopant diffusion in source/drain regions is associated with increased short channel
effects.  It is thus believed that introduction of Se at a dose of 2×1014 cm-2 did not
affect the dopant diffusion in the Si0.99C0.01 source/drain regions during the subsequent
950C 30 s dopant activation anneal.
          The impact of Se implantation to the poly-Si/SiO2 gate stack integrity is also
characterized (Fig. 4.11).  Comparable gate leakage current density (measured at VGS
=1.2V and VDS = 50 mV) for devices with and without Se segregation indicate that the
Se implantation does not degrade the gate stack integrity.
Fig. 4.9   At a fixed IOFF of 100 nA/μm, strained n-MOSFETs with or without Se Segregation
show comparable VTsat value.  Se segregation at the silicide interface does not appear to cause
shifts in VTsat value of the devices.
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Fig. 4.10   Plot of IOFF versus Drain-Induced Barrier Lowering (DIBL), illustrating that strained n-
MOSFETs with Se Segregation (SeS) contact technology have similar DIBL characteristics as
control strained n-MOSFETs without introduction of Se.  The presence of Se in the Si:C S/D
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Fig. 4.11   Comparable gate leakage current is shown for devices with and without Se Segregation
contact technology.  The inset shows the gate leakage characteristics as a function of applied gate
voltage.
























4.2.4   Impact of Se Segregation on Channel Mobility
In this section, we employ the on-state resistance RON slope-based approach to
investigate the impact of Se segregation on the carrier mobility in the channel region
[4.25], [4.26].   Fig. 4.12 shows the RON (= VDS/IDS) as a function of LG for both
devices with and without SeS technique.  It is noted that the extracted carrier mobility
using this approach is independent of series resistance effects.  The RON is plotted at
gate overdrive VGS-VTlin of 0.7 V at VDS of 50 mV.  The effective electron mobility μ
in the Si channel region could be deduced using μ   [ΔRON/ΔLG ]-1, where ΔRON/ΔLG
is the derivative of RON with respect to LG.  It is observed that both n-MOSFETs with
and without Se segregation show similar ΔRON/ΔLG, indicating comparable channel
stress and electron carrier mobility in the channel region.  This implies that the low
dose Se implantation into Si0.99C0.01 and subsequent nickel silicidation does not
contribute to channel mobility improvement.  Tensile stress in the Si channel due to
Si:C S/D stressors [1.5] enhances electron mobility, and any relaxation of stress is
expected to degrade the mobility.  The Y-axis intercept of Fig. 4.12 (RON extracted at
the LG = 0 nm) indicates the value of REXT of the fabricated n-MOSFETs with
different LG.  It is obvious that n-MOSFETs with Se segregation demonstrate a
significant 30% reduction in REXT over the control n-MOSFETs.  This is consistent
with the RTotal reduction obtained from Fig. 4.4 (b).  Therefore, it can be seen that the
observed IDsat enhancement is mainly due to the reduction of RCSD which contributed
to a decreased REXT.
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Fig. 4.12   On-state resistance RON, as given by VDS/IDS, as a function of gate length LG for strained
n-MOSFET with and without SeS contact technology plotted for VGS-VTlin of 0.7 V and VDS of 50
mV.  The derivative of RON with respect to LG (ΔRON/ΔLG) is comparable for devices with and
without Se segregation at the silicide interface, indicating similar tensile stress level in the channel
regions.
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4.3 Ultra Thin-Body SOI n-MOSFET with Fully-Silicided S/D and Se
Segregation
Ultra-thin-body (UTB) MOSFET is an attractive device option as compared to
bulk silicon (Si) MOSFET for achieving reduced short channel effects and parasitic
junction and depletion capacitances [4.27]-[4.29].  However, aggressively scaled
silicon body thickness for UTB MOSFETs may lead to full consumption of the Si
source/drain (S/D) region during the silicidation process [4.30], [4.31].  Without
proper Schottky barrier height engineering at the silicide-silicon interface, silicide
contact resistance RCSD would contribute to high external series resistance REXT and
would severely degrade the drive current performance [4.29], [4.32].  A low Schottky
barrier height at the silicide contact and a low RCSD are needed, and should preferably
be achieved with a simple integration scheme.  The selenium segregation contact
technology for tuning the electron Schottky barrier height ФBn of interface between
NiSi and n-type bulk Si is an ideal solution for reducing REXT of UTB n-MOSFET
[4.32], [4.33].
            In this section, the intergration of Se segregation for reduction of RCSD in UTB
n-MOSFETs is studied.  A fully silicided (FUSI) S/D structure is adopted for
evaluation of the Se segregation effects at the vertical NiSi/Si interface (Fig. 4.13).
Successful Se segregation at the vertical silicide/Si interface leads to RCSD reduction,
contributing to significant linear and saturation drain current enhancement in UTB n-
MOSFET with FUSI S/D.
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4.3.1     Device Fabrication
N-MOSFETs were fabricated on 8-inch silicon-on-insulator (SOI) substrates.
Mesa-isolated-Si active regions with a thickness of ~22 nm and a doping of
concentration of ~5×1015 cm-3 were formed using the process flow in Fig. 4.13 (a)
[4.33].  The gate stack comprised of a SiO2 hardmask on poly-Si on SiO2 (3 nm) gate
dielectric.  This was followed by S/D extension (SDE) and SiN spacer formation.
Process steps for all devices are exactly the same except for the S/D implantation step.
In addition to an arsenic (As+) S/D implant, the device split with the Se segregation
was implanted with Se at a dose of 2×1014 cm-2 at an energy of 15 keV [Fig. 4.13 (b)].
For control devices, only As+ was implanted into the S/D regions.  All devices
received a RTA at 970oC for 20 s for dopant activation.  The SiO2 hardmask was then
removed [Fig. 4.13 (c)].  A 15 nm thick Ni was deposited followed by a single-step
400oC 10 s RTA for Ni silicidation [Fig. 4.13 (d)].  The entire thickness of the source
and drain regions was fully silicided, as confirmed by TEM analysis [Fig. 4.13 (e)].
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Fig. 4.13 (a) Process flow for fabricating control UTB n-MOSFET (no Se implant) and UTB n-
MOSFET with Se Segregation (SeS).  (b) To incorporate Se in selected UTB n-MOSFETs, Se and
Arsenic implant was performed at the source/drain implant step prior to dopant activation.  This
was followed by (c) hardmask removal and Ni silicidation.  (d) During Ni silicidation, Se
segregated at the NiSi/Si interface to form the fully silicided source/drain. (e) TEM image of a
UTB n-MOSFET (left) with Se segregation.  High resolution TEM analysis was performed in the
region highlighted by the dotted box, and shown on the right.  Fully silicidation occurred in the
S/D regions.
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4.3.2      Drive Current Enhancement and External Series Resistance Reduction
Fig. 4.14 (a) shows the IDsat-IOFF characteristics of the fabricated FDSOI n-
MOSFETs.  At a IOFF of 100 nA/μm, device with Se segregation contact technology
demonstrated 53% IDsat enhancement over the control devices.  Similarly, IDlin for
devices with SeS show 81% enhancement as compared to control devices [Fig. 4.14
(b)]. IDlin enhancement is more sensitive to RCSD reduction as compared to IDsat. IDlin
is affected by both source and drain side resistance but IDsat is mainly affected by
source side resistance.  The results also indicate that UTB devices with Se segregation
show larger IDsat enhancement as compared to thicker Si body SOI n-MOSFET with
Se segregation (discussed in previous section).  This is due to larger REXT/RChannel ratio




Fig. 4.14   At a IOFF of 100 nA/μm, (a) 53% IDsat enhancement (b) 81% IDlin enhancement was
obtained for FDSOI n-MOSFETs with Se segregation at the NiSi interface as compared to control
devices, respectively.
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            Fig. 4.15 (a) shows the IDS-VGS characteristics of a pair of UTB n-MOSFETs
with and without Se segregation (SeS) contacts.  The gate length LG is 70 nm.  The
pair of devices has comparable DIBL, subthreshold swing, and off-state leakage
current to ensure a fair comparison, indicating minimum negative impact of Se
segregation contact technique on the short channel behavior of FDSOI nMOSFET.
The IDlin enhancement is observed to be higher than IDsat enhancement.  This is
consistent with the result shown in Fig. 4.14 (b). Significant enhancement in both
linear drain current IDlin and saturation drain current IDsat are obtained for UTB n-
MOSFETs with SeS contact technology as compared to control UTB n-MOSFETs
[Fig. 4.15 (b)].  It should be noted that device performance can be further improved
by optimizing the S/D extension implant condition and by using a gate dielectric with
a thinner EOT.  To analyze the contributor to IDsat enhancement, the total resistance
RTotal between source and drain terminals is examined.  Fig. 4.16 shows the RTotal as a
function LG for both sets of devices. RTotal was extracted at VGS - VTlin of 2.5 V and
VDS = 50 mV.  The extrapolated value at LG = 0 nm is considered the source and drain
resistance RSD which mainly consists of source/drain extension resistance RSDE and
silicide contact resistance RCSD.  The UTB n-MOSFET with SeS contact technology
has a 74% lower RSD than the control device and is primarily due to reduced RCSD.
This is attributed to reduced Schottky barrier height at the NiSi/Si interface with Se
segregation.  It should be noted that Se segregation reduces ФBn at the PtSi/n-Si
interface from 0.80 eV to 0.12 eV and ФBn at the NiSi/n-Si interface from 0.65 eV to
0.083 eV [3.7].  As Se segregation at silicide/n-Si interface has similar ФBn lowering
effects for silicides with very different work functions, it is plausible that the
mechanism for ФBn modulation is Fermi level pinning at ~0.1 eV below the Si
conduction band.
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                           (a)                                            (b)
Fig. 4.15   (a) The IDS-VGS characteristics of a pair of UTB n-MOSFETs with and without Se
segregated contacts.  (b) IDS-VDS plot of the same pair of devices shows a 34% enhancement in
saturation drain current due to Se segregation.  The IDS-VDS curves are plotted for VGS – VT from 0
to 1.2 V in steps of 0.2 V, where VT was extracted in the saturation region.
          It should also be noted that UTB n-MOSFETs with fully silicided S/D structure
have high RSD, which accounts for the large sensitivity of IDsat enhancement to the RSD
reduction.  With further reduction of Si thickness in advanced UTB n-MOSFETs, RSD
and RCSD will be increased.  Further exploration to integrate the Se segregation
technique in state-of-the-art devices would be important for addressing the RCSD issue.
We then examine the impact of SeS contact technology on short channel effects.  Fig.
4.17 (a) plots the IOFF-DIBL characteristics for UTB n-MOSFET with and without
SeS contact technology.  Transistors with Se segregation contact technology show
comparable DIBL and IOFF values as control transistors.  The presence of Se at the
silicide/Si interface has no adverse impact on short channel effects.  Fig. 4.17 (b)
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shows that similar gate leakage current density JG was obtained for transistors with
and without Se Segregation at a given VGS of 1.2 V.  The presence of Se in the S/D
regions has no adverse effect on gate leakage current.
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Fig. 4.16    The total resistance RTotal between the source and drain is shown as a function of gate
length LG for UTB n-MOSFETs with and without Se segregation. RTotal was extracted at VGS –
VTlin = 2.5 V and VDS = 50 mV.  Devices with SeS showed a 74% reduction in source/drain
resistance RSD as compared to those without Se segregation.
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Fig. 4.17   (a) IOFF is shown as a function of Drain-Induced Barrier Lowering (DIBL)
characteristics for devices with and without Se segregation at the NiSi/n-Si contact.  Short-channel
effects are comparable for the two sets of devices.  (b) Comparable gate leakage density JG is
observed for UTB n-MOSFETs with or without Se in the S/D regions.
4.4     Summary
 Integration of selenium co-implantation and segregation approach in strained
SOI n-MOSFETs comprising embedded Si0.99C0.01 S/D regions had been successfully
performed.  Se segregation contributed to substantial drive current enhancement,
which is clearly identified to be due to the reduction of external series resistance REXT.
This is primarily attributed to the achievement of low Schottky barrier height and
silicide contact resistance RCSD for NiSi:C/n-Si0.99C0.01 interface.  Comparable short
channel effects are observed for strained n-MOSFETs with and without Se
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regions does not degrade the tensile stress level in the channel region of the fabricated
devices.
In addition, the Se segregation (SeS) contact technology was also
implemented in UTB n-MOSFETs with a metalized source and drain.  Significant
enhancement in saturation and linear drain current was achieved with Se segregation
at the NiSi/n-Si interface.  Reduction of silicide contact resistance RCSD due to Se at
the NiSi/n-Si interface contributed to IDsat enhancement.  The introduction of Se in the
S/D regions does not adversely affect short channel effects and gate leakage current.
With just an additional low-dose Se implant and no extra mask, the Se segregation
approach has the benefit of ease of integration and is probably a cost-effective
approach for performance enhancement in UTB n-MOSFETs.
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Chapter 5
Silicide Contact Resistance Lowering for
Complementary Si Quantum Wire Field-Effect
Transistor (QWFET) with Dopant Segregation
at Silicide-Si-Silicide Interface Resistance
Reduction
5.1 Introduction
Gate-All-Around Quantum wire Field-Effect Transistor (GAA QWFET) has
been identified as one of the promising transistor option to extend the ultra-scaling of
CMOS technology [5.1].  GAA QWFET offers the best gate electrostatic control of
the nano-scale channel region, showing the excellent characteristics of subthreshold
slope, DIBL, threshold voltage roll-off, and IDsat/IOFF ratio [5.2]-[5.9].  Numerous
performance enhancement techniques: strain engineering [5.5], [5.10]-[5.11], high-k
metal gate [5.12] and multiple wires structure [5.5], [5.13]-[5.14], had been
incorporated and shown to improve the drive current IDsat of the QWFETs.  However,
one of the major performance limitations for QWFET arises from the high external
series resistance REXT in the ultra narrow Si source/drain (S/D) region.  For QWFETs,
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the REXT mainly consists of source/drain extension (SDE) resistance RSDE and silicide
contact resistance RCSD.  Recently, different metal work function silicide materials
were used to form pure Schottky barrier QWFET (SB QWFET) to reduce the REXT of
the QWFETs, but the reported IDsat was not as competitive as conventional QWFET
[5.15]-[5.17].  It is due to the high Schottky barrier height at the silicide/Si interface,
increasing the RCSD in SB QWFET and degrading the IDsat.
It is now well-reported that the CMOS-compatible dopant-segregated metallic
S/D technique significantly reduces the REXT of bulk and multiple-gate transistors
[5.18]-[5.21]. The large amount of dopant segregated at the silicide/Si interface during
the silicidation process achieves low RCSD.  Furthermore, the conversion of
source/drain extension (SDE) region to low resistivity silicide helps to reduce the RSDE.
The dopant-segregated metallic S/D technique is an ideal solution in reducing the REXT
of the QWFET. The device structure for n- and p-channel QWFETs integrated with
dopant segregated metallic S/D is illustrated in Fig. 5.1.  The narrow source and drain
regions are fully silicided and large amount of dopant is segregated at the silicide/Si
interface.  This device structure has lower REXT as compared to conventional QWFETs.
Therefore, it is imperative to study the impacts of this technique on the device
performance of QWFET.
In this chapter, the integration of dopant-segregated metallic S/D technique
with GAA n- and p-channel QWFET fabricated using top-down approach to form
dopant-segregated metal-semiconductor-metal heterostructure (DS-MSM) QWFET
are demonstrated.  Extensive electrical measurements were performed to evaluate the
device performance of DS-MSM n- and p-QWFET as compared to conventional
QWFET.  The contributing factors of the observed IDsat enhancement for DS-MSM n-
and p-QWFET are identified and explained.  The impact of dopant-segregated
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metallic S/D on short channel behavior of n- and p-QWFET is also investigated.  In
addition, the comparison of device performance for DS-MSM p-QWFET with and
without strain engineering (large compressive stress diamond-like Carbon liner
[5.22]) is also studied and discussed.  Finally, the key achievements in this chapter are
summarized.
Fig. 5.1   Schematic diagrams show the n- and p-channel QWFET with dopant-segregated metallic
source and drain regions (DS-MSM QWFET).  The narrow Si source and drain regions are fully
silicided to reduce the source and drain extension resistance.  Small Schottky barrier height and
low silicide contact resistance are achieved at the NiSi/Si interface using large amount of arsenic














5.2     Device Design and Fabrication
The device structure for n- and p-channel QWFETs integrated with dopant
segregated S/D is illustrated in Fig. 5.1.  The narrow source and drain regions are
fully silicided and large amount of dopant is segregated at the silicide/Si interface.
This device structure has lower REXT as compared to conventional QWFETs.  Fig. 5.2
depicts the CMOS-compatible top-down process employed in fabricating <110>
channel oriented n-and p-channel GAA Si QWFETs on silicon-on-insulator with 8”
(100) surface orientation [5.23].  The Si thickness is ~70nm on buried oxide with
thickness of ~150 nm.  A low temperature silicon oxide (SiO2) hardmask with
thickness of 50 nm was then deposited on the wafers using plasma-enhanced chemical
vapor deposition (PECVD) system.  A 248-nm lithography system was used to pattern
the active region down to ~140 nm.  An optimized photoresist-trimming plasma
process was then performed to trim the photoresist lines to ~70 nm.  Reactive ion etch
(RIE) process was used to transfer the pattern line to the SiO2 hardmask.  Further
trimming process was carried in diluted HF to trim the SiO2 hardmask down to ~40
nm.  The patterns were then transferred to underlying Si using optimized RIE process.
The final Si active region dimension is 40 nm wide and 70 nm tall.  The patterned Si
was then oxidized in dry O2 at 875oC for 5 hours.  The self-limited oxidation process
forms a single Si quantum wire [5.24] [Fig. 5.2 (a)].  The wire was released from
oxide using HF (1:25) wet etching for 5 mins.  The SEM image in Fig. 5.2 (a) shows
the released quantum wire and the TEM image indicates the formation of ~12 nm
diameter quantum wire.  A gate stack comprising thermally grown SiO2 of 3 nm and
100-nm polysilicon was used. This is followed by a 10 nm PECVD SiO2 liner
deposition before source/drain extension (SDE) implant [Fig. 5.2 (b)].  Nitride spacers
were then formed prior to heavy source/drain implant in all n- and p-channel QWFET
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[Fig. 5.2 (c)].  For DS-MSM QWFETs split, the nitride spacers were trimmed down to
~15 nm to expose bulk of the SDE regions.  Dopant segregation implant with As does
of 1x1015 cm-2 and BF2 dose of 1x1015 cm-2 was then performed on n- and p-QWFET,
respectively [Fig. 5.1 (d)].  For conventional (Conv.) QWFETs, the wafer was not
subjected the nitride spacers trimming and dopant segregation implant process steps.
Rapid thermal anneal (RTA) at temperature of 950oC for 1 second was used to
activate the dopant in all wafers.  A 4 nm Ni was then deposited on all wafers, and Ni
monosilicide (NiSi) formation was completed by using RTA at temperature of 450oC
for 30 seconds.  Large amount of dopant will be segregated at the NiSi/Si interface
during the Ni silicide encroachment process [Fig. 5.2 (e)]. Boron and Arsenic
segregation in the quantum wire FET are controlled by the NiSi encroachment process in
quantum wire S/D regions. Extensive TEM and SEM analysis clearly show significant
Ni silicide encroachment in Si quantum wire during the Ni silicidation process [5.25]-
[5.27]. These analyses provide a guideline for this work to achieve optimized in
Boron and Arsenic segregation during NiSi encroachment in QW FET. The
encroachment rate is faster for quantum wire with smaller diameter.  It is also known
as volume effect [5.25]. Figure 2 (b) show the SEM image of completed DS-MSM
QWFET.  As most of the SDE regions of DS-MSM QWFETs was exposed, the NiSi
will encroach into the SDE regions and convert bulk of the SDE to low resistivity
NiSi.  During the NiSi encroaching process, the boron will be piled up at the NiSi/Si
interface, thus reducing the silicide contact resistance [5.18].  For the fabrication of
conventional QWFET with Si SDE regions and fully silicided heavily-doped S/D
regions, it did not undergo additional spacer trim and dopant-segregation implant
process steps.  The dopant activation and silicidation process conditions of the
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Fig. 5.2  Process flow for fabrication of Gate-All-Around (GAA) Quantum-Wire Field-Effect
Transistors (QWFETs) having Dopant-Segregated Metal-Semiconductor-Metal Heterostructure.
This includes (a) the formation of quantum wire with a diameter of 12 nm, (b) the formation of
poly-Si/SiO2 gate stack and lightly-doped S/D extension, and (c) SiN spacer and heavy S/D
implant.  A cross-section of the device along the line A-A’ is shown in (d), following SiN spacer
trimming and dopant segregation implant.  Nickel silicidation was performed to form the dopant-
segregated metallic source/drain structures.
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5.3     n-QWFET with Fully Ni-Silicided S/D and Arsenic (As) Segregation
5.3.1   Electrical Characterization
Fig. 5.3 (a) shows IDS-VGS characteristics of Gate-All-Around QWFETs with
conventional S/D and with Dopant Segregation Metal-Semiconductor-Metal (DS-
MSM) heterostructure.  The gate lengths LG are 65 nm.  The devices show
comparable DIBL of 50 mV/V and subthreshold swing of 82 mV/decade. The
subthreshold swing is slightly higher than the theoretically predicted 65 mV/dec
[5.28].  It is likely to be due the existence of interface traps at the Si/SiO2 interface.
Fig 5.3 (b) plots the output characteristics of the same pair of devices.  The DS-MSM
QWFET shows a 46% IDsat enhancement over the QWFET with conventional S/D at
gate overdrive of 1.2 V.  A pronounced increase of the source-to-drain conductance in
the linear regime suggests low external series resistance path in the DS-MSM
QWFET as compared to the QWFET with conventional S/D.  The right axis of the
IDS-VDS plot shows IDsat normalized by the quantum wire diameter of 12 nm.  High
IDsat (normalized by Si QW diameter) of 4.03 mA/µm at gate-overdrive of 1.2V was
obtained for DS-MSM QWFET.  The IDsat achieved here is significantly higher than
other reported data for single quantum wire FETs [5.9], [5.29]-[5.31].  Further Idsat
improvement could be obtained by using a gate dielectric with thinner EOT.
        By comparing at an off-state leakage current IOFF of 300 pA, n-DS-MSM devices
show a 72% IDsat enhancement over the conventional QWFETs, as shown in Fig. 5.4
(a).  The results also indicate similar order of IOFF for both DS-MSM and
conventional QWFETs, suggesting minimum negative impacts on the off-state
leakage current characteristics.  In general, increasing IDsat improvement is observed
with decreasing gate length LG due to enhanced REXT/RChannel ratio in short channel
devices, as depicted in Fig. 5.4 (b).  This result shows that excellent scalability can be
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demonstrated with this device, making it an attractive option for future technology
generations.
                          (a)                      (b)
Fig. 5.3  (a) IDS-VGS characteristics of a pair of closely-matched Gate-All-Around Quantum Wire
Field-Effect Transistors (QWFETs) having a gate length of 65 nm and quantum wire diameter of
12 nm.  The devices show comparable short-channel effects and effective LG.  (b) IDS-VDS
characteristics of the same pair of devices plotted with the overdrive increased in steps of 0.4 V.
The QWFET with dopant-segregated (Dop.-Seg) S/D shows 46% Idsat enhancement over that with
conventional (Conv.) S/D.  The right axis shows the drain current normalized by the quantum
diameter of Si quantum wire.
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                              (a)                                           (b)
Fig. 5.4 (a) IDsat-IOFF comparison for n-type DS-MSM and conventional (Conv.)  QWFETs.
Signicant IDsat enhancement is observed for QWFET integrated with dopant segregated metallic
source/drain.  (b) IDsat of n-DS-MSM QWFETs at different LG as compared with n-Conv.
QWFETs.  It is observed that IDsat enhancement is increased as the LG is reduced, indicating the
increased REXT/RChannel ratio in QWFET.
             In order to identify the contributing factors of the Idsat enhancement, we
investigated REXT and carrier injection velocity (υinj) for the fabricated QWFETs.  Fig.
5.5 shows the asymptotic behavior of total series resistance RTotal at large gate voltage
VG. RTotal is significantly reduced at high VGS for the DS-MSM QWFET as compared
to the QWFET with conventional S/D.  At a large VGS, the channel resistance is low
and RTotal is dominated by the REXT.  The inset shows the on-state resistance RON as a
function of LG. REXT (Intercept of the best-fitted lines at LG = 0) of DS-MSM
QWFETs is 74% lower than the QWFETs with conventional S/D.  The observed REXT
reduction in DS-MSM QWFETs is mainly due to the formation of NiSi with large
amount of dopant segregated in the silicide/Si interface in the narrow S/D region of
QWFETs, achieving low RSDE and RCSD at the narrow region of DS-MSM QWFETs.
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For conventional QWFET, increased S/D extension doping will lower the RSDE.
However, Once the dopant reach its electrically-active limit (~3x1020 cm-3 for Arsenic
and Boron), higher implant dose is not useful in lowering resistance.   Using a simple
resistance equation, RSDE = ρ(LSDE/AQW) where LSDE is source/drain extension length,
AQW is area of quantum wire and ρ is the resistivity of n-type Si, we can estimate the
RSDE with high doping.  With LSDE of 50nm, quantum wire of 12nm in diameter and
the ρ of 3.6 Ωcm (assumed uniform As dopant of 3 x 1020 cm-3 across the entire LSDE),
the heavily doped RSDE is 3.2kΩ which is still 45% higher than the metallic
source/drain resistance.”
In addition, the slopes of the best-fit line in the RON-LG plot are comparable.
This shows that the channel mobility for both devices is comparable, indicating
negligible effects of dopant-segregated metallic source/drain on Si channel mobility
of QWFET.
Fig. 5.5   The total resistance RTotal is shown as a function of applied gate voltage for DS-MSM
QWFETs and conventional QWFETs.  Reduction of RTotal at large gate voltage is clearly shown.
The inset shows the RON versus LG plot. REXT is reduced by 74% with dopant segregated metallic
S/D.
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           Fig 5.6 plots the IDsat as a function of DIBL measured from devices with
various gate lengths.  It is clearly illustrates that the fabricated devices show less than
100 mV/V DIBL values, suggesting excellent gate controllability of QWFET.  When
compared at a DIBL of 50 mV/V, DS-MSM devices show ~55 % IDsat gain as
compared to conventional QWFETs.  This improvement indicates no adverse impact
of dopant-segregated metallic source/drain on QWFET.
Fig. 5.6 IDsat is plotted as a function of DIBL.  Enhanced IDsat is observed at different DIBL
values for n-DS-MSM over Conv. QWFETs.
             Recently, drive current improvement in planar and FinFET devices with
dopant-segregated metallic source/drain was also reported to be associated with an
increase in velocity overshoot and saturation transconductance GMSat which is linked
to an increase in the carrier injection velocity υinj [5.32].  Fig. 5.7 plots the peak
saturation transconductance GMSat,Max against IOFF. Significant GMSat,Max enhancement
was observed for n-DS-MSM over the Conv. QWFETs, suggesting increment of



















injection velocity υinj which also contributes to IDsat enhancement.  It is to note that
REXT reduction could contribute to GMSat enhancement.  Therefore, it is important to
determine the impact of injection velocity improvement and REXT reduction on GMSat
enhancement.  A simple analysis based on the equation below is used to estimate the
contribution of REXT to the GMSat enhancement,
                                                                                                                             (1)
where COX is gate capacitance, WG is gate width, RS is source side series resistance (RS
+ drain side series resistance RD = REXT) and νsat is saturation velocity.  The estimation
reveals that a 74% REXT reduction only contributes ~58% of the observed GMSat,Max
enhancement.  The remaining enhancement is attributed to υinj increment.
            In addition, the gate-all-around devices show enhancement in the peak
saturation transconductance GMSat,Max with smaller LG as compared to QWFETs with
conventional S/D [Fig. 5.8 (a)].  This experimental result is consistent with the model
in Ref. [5.32], which shows an increase of υinj as LG is reduced for MOSFETs with
dopant-segregated metallic S/D.  Fig 5.8 (b) shows the GMSat – IDS characteristics for
both QWFET devices.  It clearly shows the GMSat enhancement at various IDS values.
Therefore, it can be concluded that the observed IDsat enhancement for DS-MSM




1 + [RSCOX WG νsat]
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Fig. 5.7 GMSat,Max is plotted against IOFF.  At IOFF of 300 pA, GMSat,Max is enhanced by 43%,
indicating υinj enhancement.
(a)                                           (b)
Fig. 5.8   (a) Peak saturation transconductance GMSat,Max is plotted as a function of LG. GMSat,Max is
significantly higher for DS-MSM QWFETs as compared to conventional QWFETs (b) GMSat
versus IDS characteristics showing the enhancement in peak transconductance for DS-MSM
QWFETs.
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5.4      p-QWFET with Fully Ni-Silicided S/D and Boron (B) Segregation
5.4.1    Transistor Characteristics
Fig. 5.9 (a) plots IDsat against the IOFF for the p-channel QWFETs. IDsat is
taken at VGS-VTsat of -1.2V and IOFF is taken at VGS-VTsat of 0.2V.  At IOFF of 300 pA,
p-DS-MSM QWFETs show 26% IDsat enhancement over the Conv. QWFETs.  This
result confirms the effectiveness of dopant segregated metallic source and drain in
enhancing the device performance of QWFET.  Fig. 5.9 (b) shows the dependence of
IDsat on saturation threshold voltage VTsat.  At a fixed VTsat of -0.1V, the fabricated DS-
MSM p-QWFETs show ~20% IDsat enhancement over the conventional p-QWFETs.
The measured p-QWFETs LG ranged from 55 nm to 85 nm.  This shows that DS-
MSM devices do not suffer VTsat lowering as compared to conventional devices,
indicating similar effective channel length for both groups of devices.
Fig. 5.9   (a) IDsat of p-DS-MSM QWFETs are enhanced by 26% as compared to Conv. QWFETs.
(b) ION-VTsat plot compares the ION performance of DS-MSM QWFETs and conventional p-
QWFETs.  At fixed VTsat of -0.1V, a 20% improvement in saturation drain current IDsat is achieved.
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           Fig. 5.10 plots the IDsat values for DS-MSM and Conv. p-QWFETs at different
LG.  It is obvious that DS-MSM p-QWFETs show higher IDsat as compared to Conv.
p-QWFETs at smaller LG, implying the   The observed IDsat enhancement is attributed
to the reduction in external series resistance REXT in DS-MSM p-QWFET as compared
to Conv. p-QWFETs.  Fig. 5.11 shows the characteristics of total series resistance
RTotal as a function of gate voltage VGS for the fabricated p-QWFETs.  The RTotal
measured at high gate overdrive in linear region (VDS = -50 mV) is mainly dominated
by external series resistance REXT.  It is observed that RTotal for DS-MSM p-QWFETs
is lower than Conv. p-QWFET.  This reduction of RTotal is mainly attributed to the
conversion of narrow Si S/D extension region to low resistivity NiSi with low silicide
contact resistance achieved by boron segregated at the NiSi/Si interface.  During the
silicidation process, high concentration of dopant encroached toward the channel
region.  This increases the dopant concentration in the SDE region, reducing the RSDE
and REXT.  The inset of Fig. 5.11 shows the on-state resistance RON-LG characteristics
of the fabricated p-QWFETs.  It confirmed that REXT (intercept of RON at LG = 0 nm)
of DS-MSM p-QWFETs is 24% lower than the conventional p-QWFETs.  In addition,
parallel best-fitted lines indicate comparable channel mobility value for DS-MSM and
Conv. p-QWFETs.  This is similar with the results obtained in DS-MSM and Conv. n-
QWFETs, confirming minimum negative impacts of dopant-segregated metallic
source/drain on QWFET.
           As discussed in previous section, planar MOSFET and FinFET with DS
metallic S/D showed higher velocity overshoot value as compared to conventional
devices.  Higher velocity overshoot leads to higher saturation transconductance GMsat.
This contributes to higher carrier injection velocity υinj and IDsat enhancement.  Fig.
5.12 plots GMsat as a function of VGS for DS-MSM and Conv. p-QWFETs.  The peak
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GMsat (GMsat,Max) of DS-MSM is significantly higher than the Conv. p-QWFET.  Inset
shows that GMsat,Max  of DS-MSM p-QWFET is 17% higher than Conv. p-QWFET at
fixed VTsat of -0.1V.  The GMsat,Max enhancement is attributed to velocity overshoot
improvement, contributing to υinj increment and the IDsat enhancement.   Fig. 5.13 (a)
shows the IDS-VDS characteristics of DS-MSM and Conv. p-QWFET.  In IDS-VGS plot
[Fig. 5.13 (b)], the same pair of device shows comparable drain-induced barrier
lowering (DIBL) and subthreshold swing characteristics, indicating that dopant
segregation technique has minimum negative effect to the device characteristics.  The
EOT of the devices is 3 nm.  Further improvement in performance can be achieved by
reducing the gate dielectric thickness.
.
Fig. 5.10 IDsat-LG characteristics show the device performance of DS-MSM p-QWFETs and
conventional p-QWFETs at different LG. IDsat enhancement is observed for DS-MSM p-QWFETs
as compared to Conv. p-QWFETs at different LG.
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Fig. 5.11 RTotal is shown as a function of VGS for DS-MSM and Conv. p-QWFET.  At high VGS,
DS-MSM p-QWFET shows a lower RTotal as compared to Conv. p-QWFET.  Inset shows the RON-
LG characteristics for the fabricated devices.  DS-MSM p-QWFETs show 24% REXT reduction over
the Conv. p-QWFETs.
Fig. 5.12 Saturation transconductance is shown as a function of VGS.  DS-MSM p-QWFET shows
significant peak saturation transconduction (GMSat,Max) enhancement over the Conv. p-QWFET.
Inset illustrates the GMSat,Max-VTsat characteristics for DS-MSM and Conv. p-QWFETs.  At a fixed
VTsat of -0.1V, DS-MSM p-QWFETs shows 17% GMSat,Max enhancement as compared to the Conv.
p-QWFETs.
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                              (a)                                              (b)
Fig. 5.13   (a) IDS-VDS characteristics of DS-MSM and Conv. p-QWFETs at a gate-length of 65 nm
and quantum wire diameter of 12 nm.  Enhanced IDsat at VGS-VTsat of -1.2V was observed for DS-
MSM p-QWFET as compared to Conv. p-QWFET.  (b) IDS-VGS characteristics of the same pair of
devices.  Comparable subthreshold slope and DIBL are observed.
The short channel characteristics of the fabricated p-QWFETs is evaluated and
shown in Fig. 5.14 and Fig. 5.15.  Fig. 5.14 shows the dependence of (a) the VTsat and
(b) the linear region threshold voltage VTlin on LG.   The data points for VTsat and VTlin
of all devices splits overlap, indicating comparable threshold voltage roll-off
characteristics for DS-MSM and Conv. p-QWFETs.  This shows that dopant-
segregated metallic source and drain has negligible negative effects on the effective
channel length of both types of devices. The large variation of VTsat and VTlin at a
given LG is likely to be due to the fluctuation in the uniformity of quantum wire
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p-QWFETs.  At a given VTsat, the DS-MSM and Conv. p-QWFETs demonstrate
similar DIBL value.  The result strongly suggests the existence of similar gate
electrostatic controbility in DS-MSM and Conv. p-QWFETs.  It is also observed that
the more positive VTsat the larger DIBL value for both DS-MSM and Conv. p-
QWFETs.  It is due to reduction of gate electrostatic control over the channel region
at smaller LG devices.  The VTsat become more positive at smaller LG p-QWFETs [Fig.
5.14 (a)].  Fig. 5.14 and 5.15 results confirm minimum degradation of short channel
effects for DS-MSM p-QWFETs as compared to conventional p-QWFETs.
Fig.  5.14   (a) VTsat (b) VTlin are shown as a function of LG for DS-MSM and Conv. p-QWFETs.
The data points in (a) and (b) of all devices splits overlap, indicating comparable threshold voltage
roll-off characteristics for DS-MSM and Conv. p-QWFETs.  The large variation of VTsat and VTlin
at a given LG is likely to be due to the fluctuation in the uniformity of quantum wire diameter.
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Fig. 5.15 VTsat-DIBL plot is shown for DS-MSM and Conv. p-QWFET.  At a fixed VTsat, DS-
MSM and Conv. p-QWFET show similar DIBL values.  Dopant-segregated metallic S/D
technique contributes minimum negative effects to the short channel behaviors of the fabricated p-
QWFETs.
5.5     Mobility Enhancement for p-channel QWFET
Gate-All-Around QWFET enables CMOS device scaling below 10 nm.
Realization of high performance Si QWFET requires high channel mobility and
reduced REXT. REXT reduction using Dopant Segregation Schottky (DSS) to create
dopant-segregated metal-semiconductor-metal (DS-MSM) structure was reported for
the quantum wire device structure [5.23].  However, there is very limited work on
implementing strain engineering in Si QWFET [5.10], [5.33].  Recently, a Diamond-
Like-Carbon (DLC) liner stressor with high compressive stress was demonstrated in
p-channel bulk and FinFET [5.22], [5.34].  Therefore, the compressive stress DLC












liner is ideal for integration with conventional QWFET or DS-MSM QWFET in
enhancing the device performance.
           In this section, the experimental demonstration of strained QWFETs using a
DLC liner stressor is studied.  The DLC liner with ultra-high compressive stress of 7
GPa was incorporated.  The liner stressor wraps around the quantum wire S/D regions
for maximum stress coupling to achieve significant drive current boost without
degrading the short channel effects.
5.5.1   Integration of Compressive Stress Diamond-like Carbon liner
Gate-All-Around DS-MSM QWFET with Diamond-like Carbon (DLC)
compressive stress liner (Fig. 5.16) were fabricated using the process flow in Fig. 5.17.
The DQW is ~35 nm. A device split with Conventional (Conv.) S/D (non-DS-MSM)
was also included.  A p-channel QWFET with Conventional S/D and with DLC is
denoted ‘Conv. + DLC’.  A DS-MSM p-channel QWFET with DLC is denoted ‘DS-
MSM+DLC’. DLC thickness splits of 20 and 40 nm were performed after NiSi
formation.  Detailed DLC deposition process is reported in Ref. [5.22].  A lift-off
process was used to remove DLC liner on the contact regions.  The intrinsic stress for
20 nm thick DLC is ~7 GPa.  Strict measures of wafer cleaning and transfer of wafers
to vacuum chamber were adopted, contributing to better DLC film adhesion and
higher stress.  Fig. 5.18 (a) shows the top-view SEM image of DSS device deposited
with DLC liner without intermediate SiO2 “glue layer”. Fig. 5.18 (b) shows excellent
adhesion of DLC liner directly on quantum wire source/drain regions.  Devices
115
without DLC liner were also included for comparison (denoted as ‘DS-MSM’ and
‘Conv.’).
Fig. 5.16   Schematic shows the DS-MSM p-channel QWFET integrated with wrap-around
compressive stress Diamond-Like Carbon liner.
Fig. 5.17   Process flow used in integrating DS-MSM p-channel QWFET with compressive
stress DLC liner.  Detailed process sequences for DS-MSM p-channel QWFET is reported in
Ref. 5.34.  The 20-nm thick DLC liner has ~7Gpa intrinsic compressive stress.
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Fig. 5.18  (a) Top view SEM image shows the DS-MSM QWFET with deposited DLC liner.  It
also shows the contact regions with DLC being lifted-off.  (b) SEM image shows excellent
adhesion of DLC on DSS device.  The DLC liner wraps around quantum wire source/drain
regions.
5.5.2   Device Characteristics
Fig. 5.19 shows the IDsat-DIBL plot for DS-MSM and Conv. devices with and
without 20 nm thick DLC liner.  DS-MSM devices with 20 nm DLC liner show the
highest IDsat in comparison with the other 3 device splits.  A summary is given in Fig.
5.20.  In general, DS-MSM device show the higher IDsat as compared to conventional
devices.   In addition, it also indicates that devices with DLC have larger IDsat
enhancement as compared to conventional devices without DLC.  The small external
series resistance REXT in DS-MSM QWFET contributes to a high sensitivity to stress
effects [5.35].  Fig. 5.21 (a) shows the transfer characteristics of a pair of devices with
DLC liner stressor, showing comparable DIBL, subthreshold slope and VTsat,







characteristics of the same pair of devices in Fig. 5.21 (a).  The DS-MSM QWFET
with DLC liner has a higher drain current the Conv. QWFET with DLC liner.
Fig. 5.19 IDsat versus DIBL characteristics for DS-MSM and conventional (Conv.) devices with
and without 20 nm thick DLC liner is illustrated. DS-MSM devices with DLC have the highest
IDsat as compared to the rest of the splits.
Fig. 5.20   At DIBL of 100mV/V, DS-MSM device with DLC liner shows larger IDsat
enhancement as compared to Conv. device with DLC liner.
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Fig. 5.21   (a) IDS-VGS characteristics are shown for DS-MSM and Conv. with 20 nm thick DLC
liner.  Comparable DIBL, subthreshold swing and threshold voltage is observed for both devices.
(b) DS-MSM device with DLC liner shows significant drain current enhancement as compared to
Conv. with DLC liner.
Fig. 5.22 plots on-state resistance RON at high VGS value as a function of peak
linear transconductance GMLin,Max. RON at large VGS is mainly contributed by REXT.
Comparable REXT was observed for DSS devices with and without DLC liner.  DS-
MSM devices with DLC liner shows ~19% GMLin,Max enhancement over the DS-MSM
devices, indicating hole mobility enhancement.  Fig. 5.23 shows that the peak
saturation transconductance GMSat,Max of DS-MSM p-QWFETs with DLC liner is 16%
higher than that of DS-MSM p-QWFETs (without DLC) at a DIBL of 100mV/V,
indicating strain-induced injection velocity enhancement [5.36].  Fig. 5.24 and 5.25
plot the saturation threshold voltage VTsat and DIBL, respectively, as a function of gate
length for all 4 device splits, showing similar short-channel behavior.
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Fig. 5.22 GMLin,Max is plotted as a function of RON.  Similar order of IOFF is observed for both
devices with and without DLC.  At a given RON level, DS-MSM with DLC shows higher GMLin,Max
as compared to DS-MSM without DLC liner, indicating of enhanced hole mobility.
Fig. 5.23 GMSat,Max is plotted against DIBL.  DS-MSM devices with DLC liner show GMSat,Max
enhancement over the DS-MSM without DLC liner, indicating injection velocity improvement.
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Fig. 5.24 VTsat is shown as a function of LG.  Comparable VTsat roll-off characteristics is observed
for DS-MSM and Conv. devices with and without DLC liner.
Fig. 5.25   DS-MSM and Conv. devices with and without DLC liner show similar DIBL versus LG
characteristics, suggesting comparable short channel behavior.
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5.6     Summary
The integration of dopant-segregated metallic source/drain technique with n-
and p-channel GAA QWFET to realize high performance dopant-segregated metal-
semiconductor-metal heterostructure QWFET was successfully demonstrated.
Conversion of the narrow Si S/D regions to low resistivity NiSi with large amount of
dopant segregated at the NiSi/Si interface leads to reduction of external series
resistance REXT and ultimately contributes to substantial IDsat enhancement of n- and p-
channel QWFET.  Furthermore, this technique improves the injection velocity υinj of
the n- and p-QWFETs and further enhances the IDsat.  DS-MSM and conventional
QWFETs also demonstrated similar short channel effects e.g. subthreshold slope,
DIBL and VTsat-roll off.  In addition, the integration of high compressive stress
diamond-like carbon (DLC) liner on p-channel QWFETs was investigated. IDsat,
GMLin,Max and GMSat,Max are enhanced due to strain-induced improvement of carrier
transport.  Larger IDsat enhancement is obtained for DS-MSM devices integrated with
DLC liner as compared conventional devices with DLC liner.  Short channel effects
are not affected by the integration of DLC liner stressors.  DS-MSM QWFET is a
promising non-planar transistor option for CMOS performance enhancement in future
technology generations.
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Chapter 6
Conclusion and Future Work
6.1     Conclusion
External series resistance REXT is one of major performance-stoppers for
CMOS technology scaling beyond sub-22 nm and is mainly consists of silicide
contact resistance RCSD [6.1].  It is imperative to search for new technology to reduce
the high REXT. This thesis has explored novel techniques to modulate the Schottky
barrier height of silicide/Si interface and reduce RCSD.  In particular, the introduction
of new material at the silicide/Si interfaces through segregation process [6.2]-[6.5]
during the silicidation such as selenium segregation [6.5].   Electrical and material
characterizations have been conducted to prove the effectiveness of the new materials
in reducing Schottky barrier height of the silicide/Si interface. In addition to
conventional bulk planar MOSFET, alternative device structure such as ultra-thin
body silicon-on-insulator (UTB SOI) MOSFET and quantum wire MOSFET that
implements these novel approaches has been demonstrated in this work [6.6], [6.7].
This thesis also showed the beneficial effects of integrating the novel Se segregation
technique with the lattice-mismatched semiconductor heterostuctures such as silicon-
carbon (Si:C) [6.8]. Extensive device characterization has been performed to study
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the carrier transport properties and short channel behavior of strained SOI n-MOSFET
with Si:C and novel silicide contact technology.
In summary, the major conclusion and contributions of this work are
summarized here.
6.1.1 Novel Solid Dopant Segregation for Electron Schottky Barrier Height
Modulation
This chapter investigated the alternative method of introducing Sb and Ni to
form NiSi on n-Si (100) with Sb segregation is studied.  By inserting a solid Sb
interlayer to Ni and Si interface prior to Ni silicidation process, a very low effective
Schottky barrier height of 74 meV is achieved for NiSi/n-Si interface.  This is
attributed to Sb segregation at the NiSi/Si interface and complete formation of Nickel
monosilicide on n-Si (100). Conventional bulk n-MOSFET integrated with Sb
segregation technique showed significant IDsat enhancement without degrading the
short channel characteristics. Enhanced performance for the transistor with Sb
segregation technique is mainly due to the reduced RCSD.  In addition, increased
performance enhancement is observed for transistors with smaller gate length.
Saturation drain current transconductance enhancement is also maintained for smaller
supply voltage.  The Sb segregation technique is a promising technique for integration
in conventional CMOS technology for source and drain series resistance reduction.
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6.1.2 Novel Chalcogens Segregation for Silicide Contact Resistance Reduction
 In this chapter, effective Schottky barrier height Bn,eff of NiSi/n-Si interface is
tuned using sulfur (S) or selenium (Se) segregation at silicide/Si interface. Bn,eff
reduction is achieved for NiSi on Se-implanted and S-implanted n-Si
(100),respectively. If a simple integration approach such as sequential-implantation
of Se or S with S/D dopants is to be adopted, Se is preferred over S for achieving
reduced Bn,eff. With a high temperature (1000oC) dopant activation anneal performed
prior to silicidation, S-implanted n-Si suffers from S dosage loss upon anneal at
1000oC.  The S dosage loss is likely due to the outdiffusion of small S atoms from Si
upon 1000oC anneal. Bn,eff of 84 meV is obtained for NiSi/n-Si (100) interface with
Se segregation.  Minimum negative impacts on material qualities of NiSi on n-Si
(100) with Se segregation are observed.  A hypothesis suggests that the observed
Bn,eff reduction at the Se segregated silicides/n-Si (100) interface is attributed to the
metal silicide Fermi level pinning near conduction band EC of Si. The Bn,eff
modulation for NiSi:C/n-Si0.99C0.01 using Se implantation and segregation method is
also demonstrated. The Bn,eff is reduced with increasing Se co-implantation dose and
a Bn,eff as low as 0.1 eV was achieved. The Se segregation is a promising method for
source/drain engineering in advanced CMOS technology to achieve low contact
resistances and enhanced device performance.
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6.1.3 Nickel Silicide Contact Engineering for Enhanced Transistor Performance
This work had been successfully performed the integration of selenium co-
implantation and segregation approach in strained SOI n-MOSFETs comprising
embedded Si0.99C0.01 S/D regions.  Se segregation contributed to substantial drive
current enhancement, which is clearly identified to be due to the reduction of external
series resistance REXT.  Comparable short channel effects are observed for strained n-
MOSFETs with and without Se segregation contact technology. The presence of Se
in the embedded Si0.99C0.01 S/D regions does not degrade the tensile stress level in the
channel region of the fabricated devices.
In addition, significant enhancement in saturation and linear drain current was
obtained in ultra-thin body (UTB) n-MOSFETs integrated with Se segregation contact
technology and metalized source and drain. Minimum adverse effects were observed
on the short channel behavior and gate leakage current.  The Se segregation approach,
which requires just an additional low-dose Se implant and no extra mask, is an ideal
cost-effective approach for performance enhancement in advanced n-MOSFETs.
6.1.4   Contact Resistance Lowering for Complementary Si Quantum Wire FET
(QWFET) with Dopant Segregation at Silicide-Si-Silicide Interface
Resistance Reduction
            In this chapter, n- and p-channel GAA QWFET were formed and integrated
with dopant-segregated metallic source/drain technique to realize high performance
dopant-segregated metal-semiconductor-metal heterostructure QWFET.  The
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observed REXT reduction was attributed to the formation of low resistivity NiSi with
large amount of dopant segregated at the NiSi/Si interface at the narrow Si source and
drain extension regions.  Furthermore, this technique improves the injection velocity
υinj of the n- and p-QWFETs. REXT reduction and υinj increment lead to substantial
IDsat enhancement. DS-MSM and conventional QWFETs also demonstrated similar
short channel effects e.g. subthreshold slope, DIBL and VTsat-roll off. In addition, the
integration of high compressive stress diamond-like carbon (DLC) liner on DS-MSM
and conventional p-channel QWFETs was investigated. IDsat, GMLin,Max and GMSat,Max
are enhanced due to strain-induced improvement of carrier transport. In general, DS-
MSM devices integrated with DLC liner shows larger IDsat enhancement as compared
conventional devices with DLC liner. DS-MSM QWFET is a promising non-planar
transistor option for CMOS performance enhancement in future technology
generations.
6.2    Future Work
This thesis investigated the exploratory CMOS technology options for the
enhancement of transistor performance.  Preliminary results have been very promising
and deserve further exploration for the adoption in future CMOS technology nodes.
Some of the suggestions for future work are highlighted in this section.
Novel solid antimony (Sb) segregation technique as reported in chapter 2 has
been integrated with bulk n-MOSFET but not yet in advanced transistor structure such
as multiple-gates device structures.  Future exploration of this technique should focus
on finding the optimized solid Sb deposition process to achieve full dopant coverage
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on Si source and drain sidewalls in multiple-gates transistor in order to achieve low
REXT.
In chapter 3, selenium (Se) segregation contact technology is shown to be
more effective in reducing Schottky barrier height as compared to sulfur (S)
segregation under a cost-effective CMOS integration process flow.  Further
exploration of this work could be on the interaction of advanced annealing techniques
such as flash lamp or laser anneals with Se-implanted Si.  In addition, little work had
been done on investigating the interaction among Se, nickel and silicon atoms in
achieving small Schottky barrier height.  Therefore, it would be very useful to study
the physics of low Schottky barrier height formation for NiSi/Si interface with Se
segregation.
Integration of Se segregation contact technology in strained SOI and ultra-thin
body n-MOSFET as demonstrated in chapter 4 leads to significant performance
enhancement.  Further extension work could be on the integration of this technique
with carbon implantation to form the silicon-carbon (Si:C) source and drain (S/D)
with low resistance.  Moreover, the hot carrier reliability of devices integrated with
this technique should be studied.  Finally, it would be very interesting to investigate
the integration this technique in alternative device architecture such as tunneling field-
effect transistor (TFET) to achieve high device performance.
In chapter 5, the quantum wire field-effect transistor (QWFET) with dopant-
segregated metallic S/D regions was explored. Further exploration could be the study
of QWFET with sub-5 nm quantum wire diameter and dopant-segregated metallic
S/D.  Alternative methods to introduce dopant such as plasma implantation prior to
silicidation in QWFET would be very useful.  In addition, performance optimization
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may include the use of high tensile stress silicon-nitride etch-stop liner on n-channel
QWFET with dopant-segregated metallic S/D.
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